summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* tgsi-dump: dump label if instruction has oneMarc-André Lureau2017-02-101-11/+13
* tgsi: remove ureg_label_insnMarc-André Lureau2017-02-102-38/+0
* nvc0/ir: fix ubo max clamp, reset file indexIlia Mirkin2017-02-091-1/+3
* nv50/ir: always return 0 when trying to read thread id along unit dimIlia Mirkin2017-02-094-5/+17
* nvc0/ir: fix robustness guarantees for constbuf loads on kepler+ computeIlia Mirkin2017-02-091-25/+22
* nvc0: increase number of ubo binding pointsIlia Mirkin2017-02-091-3/+2
* nvc0: expose int64Ilia Mirkin2017-02-091-1/+1
* nvc0/ir: make it possible to have the flags def in def0Ilia Mirkin2017-02-095-12/+15
* nvc0/ir: add support for 64-bit shift lowering on SM20/SM30Ilia Mirkin2017-02-091-6/+62
* nvc0/ir: add support for all the new int64 tgsi opcodesIlia Mirkin2017-02-096-5/+302
* nv50/ir: Split 64-bit integer MAD/MUL operationsPierre Moreau2017-02-091-0/+116
* nvc0/ir: add a "high" subop for shifts, emit shf.l/shf.r for 64-bitIlia Mirkin2017-02-093-3/+74
* nvc0/ir: fix SET and SLCT emissionIlia Mirkin2017-02-092-0/+6
* nvc0/ir: add support for emitting partial min/max ops for int64Ilia Mirkin2017-02-094-1/+14
* gallium: add separate PIPE_CAP_INT64_DIVMODIlia Mirkin2017-02-0917-0/+18
* swr: [rasterizer jitter] Pass LLVM-IR size into jitterTim Rowley2017-02-083-3/+4
* swr: [rasterizer core] Frontend SIMD16 WIPTim Rowley2017-02-084-293/+331
* swr: [rasterizer jitter] Disable unsafe FP optimizations in the jitterTim Rowley2017-02-081-1/+1
* swr: [rasterizer core] Frontend SIMD16 WIPTim Rowley2017-02-084-142/+243
* swr: [rasterizer jitter] Add DEBUGTRAP jit builder functionTim Rowley2017-02-082-1/+9
* swr: [rasterizer jitter] Multisample blend jit fixTim Rowley2017-02-081-2/+2
* swr: [rasterizer jitter] Change SimdVector representation to arrayTim Rowley2017-02-082-6/+2
* swr: [rasterizer jitter] Fix issues with stream-out on llvm>=3.8Tim Rowley2017-02-083-6/+6
* swr: [rasterizer jitter] Adjust jitter header includesTim Rowley2017-02-086-11/+11
* swr: [rasterizer core] Frontend SIMD16 WIPTim Rowley2017-02-085-43/+813
* r600/sb: Fix memory leakBartosz Tomczyk2017-02-081-1/+7
* gallium/tgsi: fix oob access in parse instructionLi Qiang2017-02-071-1/+1
* swr: [rasterizer core] Removed unused clip code.Bruce Cherniak2017-02-062-26/+0
* swr: [rasterizer core] Remove dead code Clipper::ClipScalar()Bruce Cherniak2017-02-061-39/+0
* gallium: Remove vc4 simulator hack from loader infrastructure.Eric Anholt2017-02-062-21/+0
* targets: Use a macro to reduce cut and paste in driver setup.Eric Anholt2017-02-061-111/+22
* radeon/ac: move common llvm build functions to a separate file.Dave Airlie2017-02-071-0/+1
* winsys/amdgpu: avoid potential segfault in amdgpu_bo_map()Samuel Pitoiset2017-02-031-7/+10
* ilo: EOL unmaintained older gallium intel driverEdward O'Callaghan2017-02-03120-58007/+0
* ilo: EOL drop unmaintained gallium drv from buildsysEdward O'Callaghan2017-02-037-35/+0
* ilo: EOL unplumb unmaintained gallium drv from winsysEdward O'Callaghan2017-02-035-85/+0
* radeonsi/ac: move most of emit_ddxy to shared code.Dave Airlie2017-02-031-71/+7
* radeonsi/ac: move get thread id to shared code.Dave Airlie2017-02-031-55/+2
* radeonsi/ac: move tbuffer store and buffer load to shared code.Dave Airlie2017-02-031-185/+40
* radeonsi/ac: move a bunch of load/store related things to common code.Dave Airlie2017-02-032-94/+27
* Revert "radeonsi: decrease the number of texture slots to 24"Marek Olšák2017-02-031-1/+1
* gallium: turn PIPE_SHADER_CAP_DOUBLES into a screen capabilityNicolai Hähnle2017-02-0218-29/+29
* android: fix llvm, elf dependencies for M, N releasesMauro Rossi2017-02-011-1/+1
* radeonsi/ac: move frag interp emission code to shared llvm code.Dave Airlie2017-02-021-87/+13
* st/va: add h264 constrained baseline profileBoyuan Zhang2017-02-011-0/+1
* st/vdpau: add h264 constrained baseline profileBoyuan Zhang2017-02-011-0/+4
* radeon/uvd: add h264 constrained baseline supportBoyuan Zhang2017-02-011-0/+1
* vl: add h264 constrained baseline profileBoyuan Zhang2017-02-012-0/+2
* winsys/radeon: Allow visible VRAM size > 256MB with kernel driver >= 2.49Michel Dänzer2017-02-011-1/+6
* radeonsi: Fix build on LLVM < 3.9 v2Tom Stellard2017-02-011-2/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 16:13:42 +0000