summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: Go back to using llvm.pow intrinsic for nir_op_fpowKenneth Graunke2019-02-191-1/+0
* radeonsi/nir: set shader_buffers_declared properlyTimothy Arceri2019-02-201-10/+22
* radeonsi/nir: set colors_read properlyTimothy Arceri2019-02-201-7/+10
* radeonsi/nir: set input_usage_mask properlyTimothy Arceri2019-02-201-11/+36
* radeonsi/nir: Use uniform location when calculating const_file_max.Timur Kristóf2019-02-201-6/+6
* radeonsi: add driconf option radeonsi_enable_nirMarek Olšák2019-02-192-1/+3
* tegra/autotools: add missing libdrm cflagsEric Engestrom2019-02-191-0/+1
* tegra/meson: add missing dep_libdrmEric Engestrom2019-02-191-0/+1
* v3d: Stop tracking num_inputs for VPM loads.Eric Anholt2019-02-182-2/+2
* v3d: Use the early_fragment_tests flag for the shader's disable-EZ field.Eric Anholt2019-02-181-2/+7
* v3d: Sync indirect draws on the last rendering.Eric Anholt2019-02-181-2/+2
* v3d: Clear the GMP on initialization of the simulator.Eric Anholt2019-02-181-0/+1
* freedreno/a6xx: fix helper_invocation (sampler mask/id)Rob Clark2019-02-181-1/+6
* panfrost: Fix clipping regionAlyssa Rosenzweig2019-02-181-4/+11
* panfrost: Preserve w sign in perspective divisionAlyssa Rosenzweig2019-02-181-2/+4
* panfrost: Cleanup mali_viewport (clipping) codeAlyssa Rosenzweig2019-02-182-17/+19
* panfrost: Swap order of tiled texture (de)allocAlyssa Rosenzweig2019-02-181-6/+6
* panfrost: Free imported BOsAlyssa Rosenzweig2019-02-183-0/+12
* panfrost: Fix various leaks unmapping resourcesAlyssa Rosenzweig2019-02-182-9/+14
* freedreno/a6xx: cache flush harderRob Clark2019-02-165-7/+37
* freedreno/a6xx: compute supportRob Clark2019-02-168-40/+290
* freedreno/a6xx: image/ssbo state emitRob Clark2019-02-166-215/+259
* freedreno/a6xx: border-color offset helperRob Clark2019-02-162-13/+31
* freedreno/ir3: add image/ssbo <-> ibo/tex mappingRob Clark2019-02-163-67/+32
* freedreno/a6xx: clean up some open-coded bitsRob Clark2019-02-161-2/+4
* freedreno/a6xx: move stream-out emit to helperRob Clark2019-02-161-64/+72
* swr/rast: Add translation support to streamoutAlok Hota2019-02-1512-37/+106
* swr/rast: simdlib cleanup, clipper stack space fixesAlok Hota2019-02-1513-135/+127
* swr/rast: convert DWORD->uint32_t, QWORD->uint64_tAlok Hota2019-02-155-25/+25
* swr/rast: Refactor scratch space variable namesAlok Hota2019-02-154-14/+14
* swr/rast: FP consistency between POSH/RENDER pipesAlok Hota2019-02-154-11/+33
* swr/rast: Move knob defaults to generated cpp fileAlok Hota2019-02-152-7/+14
* swr/rast: Flip BitScanReverse index calculationAlok Hota2019-02-151-2/+2
* swr/rast: Correctly align 64-byte spills/fillsAlok Hota2019-02-151-2/+2
* swr/rast: Disable use of __forceinline by defaultAlok Hota2019-02-151-1/+12
* swr/rast: Convert system memory pointers to gfxptr_tAlok Hota2019-02-156-3/+18
* gallium/auxiliary/vl: Add video compositor compute shader renderJames Zhu2019-02-152-28/+83
* gallium/auxiliary/vl: Add compute shader to support video compositor renderJames Zhu2019-02-155-0/+469
* gallium/auxiliary/vl: Rename csc_matrix and increase its size.James Zhu2019-02-153-7/+7
* gallium/auxiliary/vl: Split vl_compositor graphic shaders from vl_compositor APIJames Zhu2019-02-155-688/+821
* gallium/auxiliary/vl: Move dirty define to header fileJames Zhu2019-02-152-9/+8
* virgl: use virgl_transfer_inline_write even lessGurchetan Singh2019-02-151-1/+1
* virgl: use transfer queueGurchetan Singh2019-02-155-18/+36
* virgl: introduce transfer queueGurchetan Singh2019-02-155-0/+390
* virgl: add encoder functions for new protocolGurchetan Singh2019-02-152-0/+28
* virgl: make winsys modifications for encoded transfersGurchetan Singh2019-02-155-6/+21
* virgl: add extra checks in virgl_res_needs_flush_waitGurchetan Singh2019-02-151-4/+9
* virgl: pass virgl transfer to virgl_res_needs_flush_waitGurchetan Singh2019-02-155-14/+22
* virgl: keep track of number of computationsGurchetan Singh2019-02-152-3/+3
* virgl: limit command length to 16 bitsGurchetan Singh2019-02-152-5/+8