summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* etnaviv: move descriptor based texture structsChristian Gmeiner2020-01-042-40/+31
* etnaviv: move state based texture structsChristian Gmeiner2020-01-042-49/+42
* r600: Delete vertex buffer only if there is actually a shader stateGert Wollny2020-01-041-1/+2
* r600: Make SID and unsigned valueGert Wollny2020-01-041-1/+1
* r600: Fix maximum line widthGert Wollny2020-01-041-4/+1
* r600/sb: Correct SB disassambler for better debuggingGert Wollny2020-01-042-1/+8
* r600: Make it possible to include r600_asm.h in a C++ fileGert Wollny2020-01-041-0/+9
* r600: Add functions to dump the shader infoGert Wollny2020-01-044-0/+211
* gallium: tgsi_from_mesa - handle VARYING_SLOT_FACEGert Wollny2020-01-041-0/+4
* gallium/tgsi_from_mesa: Add 'extern "C"' to be able to include from C++Gert Wollny2020-01-041-0/+9
* etnaviv: use a better name for FE_VERTEX_STREAM_UNK14680Christian Gmeiner2020-01-042-2/+2
* iris: Delete remnants of the unimplemented ASTC 5x5 workaroundKenneth Graunke2020-01-034-38/+10
* iris: Disable ASTC 5x5 support on Gen9 for now.Kenneth Graunke2020-01-031-0/+8
* etnaviv: use nir_lower_clip_halfz instead of open-codingErik Faye-Lund2020-01-031-20/+3
* nir/zink: move clip_halfz-lowering to common codeErik Faye-Lund2020-01-031-54/+1
* zink: remove unused code-path in lower_pos_writeErik Faye-Lund2020-01-031-14/+8
* zink: use nir_fmul_immErik Faye-Lund2020-01-031-5/+5
* zink: implement load_vertex_idErik Faye-Lund2020-01-031-1/+21
* zink: factor out builtin-var creationErik Faye-Lund2020-01-031-15/+23
* zink: simplify front-face typeErik Faye-Lund2020-01-031-1/+1
* radeonsi: remove the "display_dcc_offset == 0" assertionMarek Olšák2020-01-031-3/+1
* radeonsi: ignore PIPE_BIND_SCANOUT for imported texturesMarek Olšák2020-01-031-2/+3
* radeonsi: preserve the scanout flag for shared resources on gfx9 and gfx10Marek Olšák2020-01-033-10/+11
* lima: fix allocation of GP outputs storage for indexed drawVasily Khoruzhick2020-01-031-3/+4
* r600: Remove HEVC related code since HEVC is not supportedThong Thai2020-01-032-63/+2
* radeon: Use P010 for decoding of 10-bit videosThong Thai2020-01-034-6/+11
* st/va: Add support for P010, used for 10-bit videosThong Thai2020-01-034-15/+37
* gallium: Add PIPE_FORMAT_P010 supportThong Thai2020-01-033-0/+5
* zink: implement some more trivial opcodesErik Faye-Lund2020-01-031-0/+3
* zink: implement txfErik Faye-Lund2020-01-033-8/+85
* etnaviv: gc400 does not support any vertex samplerChristian Gmeiner2020-01-031-0/+4
* etnaviv: check if MSAA is supportedChristian Gmeiner2020-01-031-0/+2
* u_vbuf: don't try to delete NULL driver CSOIago Toral Quiroga2020-01-031-1/+2
* iris: Set nir_shader_compiler_options::unify_interfaces.Kenneth Graunke2020-01-031-2/+0
* intel: Drop Gen11 WaBTPPrefetchDisable workaroundKenneth Graunke2020-01-031-12/+2
* panfrost: Pack MRT blend shaders into a single BOAlyssa Rosenzweig2020-01-023-22/+38
* panfrost: Handle RGB16F colour clearAlyssa Rosenzweig2020-01-021-0/+2
* panfrost: Store internal formatTomeu Vizoso2020-01-022-2/+7
* panfrost: Map with size of first layer for 3D texturesTomeu Vizoso2020-01-022-2/+8
* panfrost: Dynamically allocate array of texture pointersTomeu Vizoso2020-01-021-4/+22
* etnaviv: Do not filter out PIPE_FORMAT_S8_UINT_Z24_UNORM on pre-HALTI2Marek Vasut2019-12-311-1/+2
* etnaviv: Report correct number of vertex buffersMarek Vasut2019-12-311-0/+2
* winsys/radeon: initialize pte_fragment_sizeMarek Olšák2019-12-301-0/+1
* Revert "u_vbuf: Regard non-constant vbufs with non-instance elements as free"Marek Olšák2019-12-301-13/+4
* panfrost: Respect glPointSize()Alyssa Rosenzweig2019-12-301-1/+5
* panfrost: Remove MRT indirection in blend shadersAlyssa Rosenzweig2019-12-303-43/+39
* panfrost: Implement integer varyingsAlyssa Rosenzweig2019-12-301-1/+1
* panfrost: Disable some CAPs we want loweredAlyssa Rosenzweig2019-12-301-0/+3
* panfrost: Identify glProvokingVertex flagAlyssa Rosenzweig2019-12-301-3/+2
* pan/midgard: Promote tilebuffer reads to 32-bitAlyssa Rosenzweig2019-12-301-0/+5