summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* freedreno: drop ARRAY_SIZE macroRob Clark2015-02-251-2/+0
* targets/libgl-xlib: add src/ include dir to fix buildBrian Paul2015-02-241-0/+1
* r600g,radeonsi: fix streamout after pipeline stats have been usedMarek Olšák2015-02-242-13/+1
* radeonsi: small cleanup around current_rast_primMarek Olšák2015-02-241-9/+6
* radeonsi: set current_rast_prim in the right placeMarek Olšák2015-02-241-1/+7
* radeonsi: simplify obtaining a shader property in si_emit_clip_regsMarek Olšák2015-02-241-2/+1
* radeonsi: only preload VertexID for the GS copy shaderMarek Olšák2015-02-241-4/+6
* radeonsi: dump the shader key when dumping shadersMarek Olšák2015-02-241-0/+38
* r600g,radeonsi: cleanup of hex literalsMarek Olšák2015-02-244-32/+32
* radeonsi: set PA_SU_HARDWARE_SCREEN_OFFSET to 0Marek Olšák2015-02-241-0/+2
* r600g: Implement GL_ARB_draw_indirect for EG/CMGlenn Kennard2015-02-2410-35/+129
* freedreno/a4xx: aniso filteringRob Clark2015-02-241-4/+6
* freedreno: update generated headersRob Clark2015-02-245-5/+20
* freedreno/a4xx: add ARB_instanced_arrays supportRob Clark2015-02-242-5/+4
* freedreno/a4xx: handle index_bias (i.e. base_vertex)Rob Clark2015-02-241-1/+1
* freedreno/a4xx: add support for vertexid and instanceid sysvalsRob Clark2015-02-242-11/+24
* freedreno/a4xx: pass number of instances to drawRob Clark2015-02-243-6/+7
* st/omx/dec/h264: fix picture out-of-order with poc type 0 v2Leo Liu2015-02-241-0/+5
* clover: Set appropriate flag defaults on memory object creation.Francisco Jerez2015-02-241-8/+18
* clover: Add CL_MEM_HOST_* flag checks.EdB2015-02-242-7/+34
* clover: Factor out memory object flags validation to a helper function.Francisco Jerez2015-02-241-34/+32
* vc4: Update to current kernel sources.Eric Anholt2015-02-248-49/+93
* r600: Fix build after 984f3069370cd4a347cb38269d430b428385affdEric Anholt2015-02-241-1/+1
* st/nine: Mark end of non-void function unreachableTobias Klausmann2015-02-241-1/+1
* gallium: include util/macros.hTobias Klausmann2015-02-241-55/+2
* mesa: move math-related function into new c99_math.h fileBrian Paul2015-02-231-1/+1
* mesa: Use assert() instead of ASSERT wrapper.Matt Turner2015-02-233-4/+4
* gallium: Use util_cpu_to_le{16,32} in many more places.Matt Turner2015-02-235-390/+88
* gallium/util: Use HAVE___BUILTIN_* macros.Matt Turner2015-02-231-6/+5
* mesa: Move C99 MSVC compatibility code from u_math.h to c99_compat.h.Matt Turner2015-02-231-143/+0
* util: move pipe_prim_names array into u_prim_name()Brian Paul2015-02-231-24/+21
* util: rewrite debug_print_transfer_flags() using debug_dump_flags()Brian Paul2015-02-231-28/+13
* radeonsi: fix a warning caused by previous commitMarek Olšák2015-02-231-1/+1
* radeonsi: fix point spritesMarek Olšák2015-02-231-1/+1
* tgsi: avoid returning pointer to local var, make it staticIlia Mirkin2015-02-211-1/+1
* freedreno/a4xx: set PC_PRIM_VTX_CNTL.VAROUT properlyRob Clark2015-02-211-1/+6
* freedreno: update generated headersRob Clark2015-02-217-16/+44
* freedreno/a4xx: bit of cleanupRob Clark2015-02-214-33/+27
* freedreno: implement fenceRob Clark2015-02-214-74/+65
* freedreno/a2xx: fix increment in assertRob Clark2015-02-211-1/+2
* ilo: R32G32B32_FLOAT need no special care on Gen8+Chia-I Wu2015-02-211-3/+6
* ilo: 128 BPP formats can use TiledY on Gen7.5+Chia-I Wu2015-02-211-1/+6
* nvc0: enable double supportIlia Mirkin2015-02-201-2/+2
* nvc0/ir: remove merge/split pairs to allow normal propagation to occurIlia Mirkin2015-02-201-0/+30
* nvc0/ir: add support for new TGSI double opcodesIlia Mirkin2015-02-201-0/+236
* nvc0/ir: handle zero and negative sqrt argumentsIlia Mirkin2015-02-201-2/+14
* nvc0/ir: no instruction can load a double immediateIlia Mirkin2015-02-201-0/+2
* nvc0/ir: fix lowering of RSQ/RCP/SQRT/MOD to work with F64Ilia Mirkin2015-02-205-16/+40
* gm107/ir: fix F2F flipped stype/dtype flagsIlia Mirkin2015-02-201-2/+2
* gm107/ir: fix DSET boolean float flagIlia Mirkin2015-02-201-0/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-14 07:56:34 +0000