summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* nv50/ir: constant fold OP_SPLITTobias Klausmann2016-10-141-0/+18
* pipe_loader_sw: Don't invoke Unix close() on Windows.Jose Fonseca2016-10-141-0/+2
* gallium: annotate sw_driver_descriptor instance as const dataEmil Velikov2016-10-142-2/+2
* gallium: annotate drm_driver_descriptor instance as const dataEmil Velikov2016-10-141-2/+2
* gallium: rename drm_driver_descriptor::{, driver_}nameEmil Velikov2016-10-142-18/+18
* gallium: remove unused drm_driver_descriptor::driver_nameEmil Velikov2016-10-1410-28/+9
* gallium: fix drm_driver_descriptor::name commentEmil Velikov2016-10-141-1/+1
* st/va: Fix H.264 PicOrderCnt valueMark Thompson2016-10-141-1/+1
* st/va: Baseline profile is not supportedMark Thompson2016-10-141-2/+2
* st/va: Return surface formats depending on config chroma formatMark Thompson2016-10-141-2/+10
* st/va: Save surface chroma format in configMark Thompson2016-10-142-1/+20
* st/va: Return more useful config attributesMark Thompson2016-10-141-9/+38
* swr: [rasterizer core] don't construct pArContext on non-ar buildsTim Rowley2016-10-131-0/+6
* swr: [rasterizer core] remove WorkerWaitForThreadEvent bucketTim Rowley2016-10-133-6/+0
* swr: [rasterizer core] move binner functionality to separate fileTim Rowley2016-10-133-1392/+1444
* swr: [rasterizer scripts] add DEBUG_OUTPUT_DIR knobTim Rowley2016-10-131-0/+7
* swr: [rasterizer core] fix comment typoTim Rowley2016-10-131-1/+1
* swr: [rasterizer core/sim] 8x2 backend + 16-wide tile clear/load/storeTim Rowley2016-10-1313-100/+1895
* swr: [rasterizer archrast] fix event file issue with saving dataTim Rowley2016-10-134-8/+22
* swr: [rasterizer common] fix assert indexEric Engestrom2016-10-131-1/+1
* nv50: enable ARB_enhanced_layoutsIlia Mirkin2016-10-131-1/+1
* nvc0/ir: be more careful about preserving modifiers in SHLADD creationIlia Mirkin2016-10-131-7/+5
* tgsi: fix comment typo in tgsi_ureg.cBrian Paul2016-10-131-1/+1
* vc4: Avoid loading from the texture during non-utile-aligned glTexImage().Eric Anholt2016-10-131-12/+34
* st/nine: Fix possible segfault in surface ctorAxel Davy2016-10-131-2/+2
* st/nine: Remove useless code in nine_shaderAxel Davy2016-10-131-5/+0
* gallium/os: Use unsigned integers for size computationAxel Davy2016-10-131-2/+2
* nvc0: enable ARB_enhanced_layoutsSamuel Pitoiset2016-10-131-1/+1
* radeonsi: adjust and clean up Z_ORDER and EXEC_ON_x settingsMarek Olšák2016-10-132-22/+32
* radeonsi: disable ReZMarek Olšák2016-10-131-7/+4
* radeonsi: implement TC-compatible HTILEMarek Olšák2016-10-139-24/+185
* gallium: add PIPE_RESOURCE_FLAG_TEXTURING_MORE_LIKELYMarek Olšák2016-10-131-0/+1
* radeonsi: fix regression in image atomicsNicolai Hähnle2016-10-131-1/+1
* radeonsi: fix the coordinate overloading of llvm.amdgcn.image.atomic.cmpswap.*Nicolai Hähnle2016-10-131-2/+7
* swr: automake: add ar_eventhandlerfile_h.template to the tarballEmil Velikov2016-10-121-1/+2
* nvc0/ir: fix textureGather with a single offsetIlia Mirkin2016-10-121-2/+2
* nv50/ir: copy over value's register id when resolving merge of a phiIlia Mirkin2016-10-121-1/+3
* st/mesa: enable ARB_enhanced_layouts and turn the cap onNicolai Hähnle2016-10-123-3/+3
* tgsi/ureg: add ureg_DECL_output_layoutNicolai Hähnle2016-10-122-13/+38
* tgsi/ureg: add layout/component input declarationsNicolai Hähnle2016-10-122-12/+76
* tgsi/scan: fix num_inputs/num_outputs for shaders with overlapping arraysNicolai Hähnle2016-10-121-8/+2
* gallium: add PIPE_CAP_TGSI_ARRAY_COMPONENTSNicolai Hähnle2016-10-1217-0/+24
* radeonsi: Use the new image load/store intrinsic signaturesTom Stellard2016-10-121-14/+45
* radeonsi: Add function for converting LLVM type to intrinsic stringTom Stellard2016-10-121-10/+32
* radeonsi: Refactor image store/load intrinsic name creationTom Stellard2016-10-121-11/+18
* winsys/amdgpu: fix infinite loop w/ RADEON_NOOP=1 caused by unsubmitted fencesMarek Olšák2016-10-121-2/+5
* radeonsi: fix R600_DEBUG=precompile for shader-dbMarek Olšák2016-10-121-0/+6
* radeonsi: use TC write-back instead of full cache invalidationMarek Olšák2016-10-123-13/+7
* radeonsi: implement TC L2 write-back (flush) without cache invalidationMarek Olšák2016-10-122-28/+74
* radeonsi: don't invalidate VMEM L1 for memory barriers for index buffersMarek Olšák2016-10-121-3/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 08:21:51 +0000