index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
Commit message (
Expand
)
Author
Age
Files
Lines
*
freedreno/ir3/ra: use register_allocate
Rob Clark
2015-06-21
6
-481
/
+590
*
freedreno/ir3: introduce ir3_compiler object
Rob Clark
2015-06-21
12
-31
/
+90
*
freedreno/ir3: dump nocp option
Rob Clark
2015-06-21
3
-8
/
+0
*
freedreno/ir3: silence warnings
Rob Clark
2015-06-21
1
-1
/
+10
*
freedreno/ir3: remove tgsi f/e
Rob Clark
2015-06-21
12
-3957
/
+25
*
freedreno/ir3/sched: convert to priority queue
Rob Clark
2015-06-21
4
-229
/
+242
*
freedreno/ir3: use standard list implementation
Rob Clark
2015-06-21
8
-209
/
+161
*
freedreno/ir3: drop dot graph dumping
Rob Clark
2015-06-21
10
-525
/
+228
*
freedreno/ir3: more builder helpers
Rob Clark
2015-06-21
4
-21
/
+16
*
gallium/ttn: add missing SNE
Rob Clark
2015-06-21
1
-0
/
+1
*
gallium/ttn: add texture-type support
Rob Clark
2015-06-21
1
-1
/
+43
*
util/blitter (and friends): generate appropriate SVIEW decls
Rob Clark
2015-06-21
6
-47
/
+146
*
util/pstipple: updates for SVIEW decls
Rob Clark
2015-06-21
1
-5
/
+17
*
draw: updates to support SVIEW decls
Rob Clark
2015-06-21
2
-2
/
+32
*
tgsi/transform: add support for SVIEW decls
Rob Clark
2015-06-21
1
-0
/
+21
*
tgsi: update docs for SVIEW usage with TEX* instructions
Rob Clark
2015-06-21
1
-0
/
+12
*
vc4: Use a defined t value for 1D textures.
Eric Anholt
2015-06-20
1
-1
/
+3
*
vc4: Fix write-only texsubimage when we had to align.
Eric Anholt
2015-06-20
1
-1
/
+5
*
ilo: clean up header includes
Chia-I Wu
2015-06-20
5
-2
/
+5
*
ilo: avoid ilo_ib_state in genX_3DPRIMITIVE()
Chia-I Wu
2015-06-20
2
-10
/
+8
*
ilo: move gen6_so_SURFACE_STATE() out of core
Chia-I Wu
2015-06-20
2
-52
/
+53
*
ilo: add ilo_state_sol_buffer
Chia-I Wu
2015-06-20
6
-103
/
+317
*
ilo: add ilo_state_index_buffer
Chia-I Wu
2015-06-20
7
-70
/
+171
*
ilo: add ilo_state_vertex_buffer
Chia-I Wu
2015-06-20
7
-54
/
+189
*
ilo: add 3DSTATE_VF_INSTANCING to ilo_state_vf
Chia-I Wu
2015-06-20
9
-67
/
+168
*
ilo: add 3DSTATE_VF to ilo_state_vf
Chia-I Wu
2015-06-20
9
-66
/
+190
*
ilo: embed pipe_index_buffer in ilo_ib_state
Chia-I Wu
2015-06-20
3
-45
/
+40
*
ilo: fix a buffer overrun
Chia-I Wu
2015-06-20
1
-1
/
+1
*
ilo: fix a -Wmaybe-uninitialized warning
Chia-I Wu
2015-06-20
1
-0
/
+1
*
u_vbuf: fix src_offset alignment in u_vbuf_create_vertex_elements()
Brian Paul
2015-06-19
1
-1
/
+2
*
gallium: whitespace, formatting clean-up in p_state.h
Brian Paul
2015-06-19
1
-16
/
+20
*
st/wgl: fix WGL_SWAP_METHOD_ARB query
Brian Paul
2015-06-19
1
-1
/
+6
*
stw: use new stw_get_nop_function() function to avoid Viewperf 12 crashes
Brian Paul
2015-06-19
1
-3
/
+20
*
stw: add some no-op functions for GL_EXT_dsa, GL_NV_half_float
Brian Paul
2015-06-19
3
-0
/
+476
*
st/wgl: Don't return core profile for 3.1 contexts.
Jose Fonseca
2015-06-19
1
-7
/
+6
*
st/wgl: set PIPE_BIND_SAMPLER_VIEW for window color buffers
Brian Paul
2015-06-19
1
-0
/
+1
*
st/wgl: add support for multisample pixel formats
Brian Paul
2015-06-19
1
-9
/
+20
*
st/wgl: respect sample count when creating framebuffer surfaces
Brian Paul
2015-06-19
1
-0
/
+1
*
st/wgl: fix WGL_SAMPLE_BUFFERS_ARB query
Brian Paul
2015-06-19
1
-1
/
+1
*
tgsi: add comments for ureg_emit_label()
Brian Paul
2015-06-19
1
-0
/
+6
*
tgsi: new comments, assertion for executing TGSI_OPCODE_CAL
Brian Paul
2015-06-19
1
-1
/
+5
*
llvmpipe: Truncate the binned constants to max const buffer size.
Jose Fonseca
2015-06-19
2
-2
/
+9
*
ilo: remove missing ilo_fence.h from the sources list
Emil Velikov
2015-06-18
1
-1
/
+0
*
vc4: Move tile state/alloc allocation into the kernel.
Eric Anholt
2015-06-17
9
-101
/
+72
*
vc4: Move RCL generation into the kernel.
Eric Anholt
2015-06-17
11
-676
/
+725
*
vc4: Add dumping of VC4_PACKET_TILE_BINNING_MODE_CONFIG.
Eric Anholt
2015-06-17
1
-1
/
+32
*
vc4: Fix memory leak from simple_list conversion.
Eric Anholt
2015-06-17
1
-3
/
+2
*
vc4: Track the number of BOs allocated and their size.
Eric Anholt
2015-06-17
2
-7
/
+100
*
nvc0/ir: can't have a join on a load with an indirect source
Ilia Mirkin
2015-06-17
1
-1
/
+1
*
vc4: Make sure that direct texture clamps have a minimum value of 0.
Eric Anholt
2015-06-16
2
-25
/
+66
[next]