summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* panfrost: Ignore discards in dead branch analysisAlyssa Rosenzweig2019-06-101-0/+5
* panfrost/midgard: Disambiguate register modeAlyssa Rosenzweig2019-06-101-1/+11
* panfrost/midgard: Expose vec8/vec16 modesAlyssa Rosenzweig2019-06-101-236/+273
* panfrost/midgard: Add shifting int modifiersAlyssa Rosenzweig2019-06-102-18/+14
* panfrost/midgard: Add integer outmodsAlyssa Rosenzweig2019-06-103-25/+60
* panfrost/midgard: Note floating compares type convertAlyssa Rosenzweig2019-06-101-4/+4
* panfrost: Align linear renderable resourcesAlyssa Rosenzweig2019-06-101-3/+10
* panfrost: Fix stride check when mipmappingAlyssa Rosenzweig2019-06-101-7/+15
* panfrost: Refactor texture/sampler uploadAlyssa Rosenzweig2019-06-103-100/+124
* panfrost: Refactor blitting codeAlyssa Rosenzweig2019-06-105-79/+170
* panfrost: Refactor AFBC codeAlyssa Rosenzweig2019-06-104-64/+154
* panfrost: Move pan_screen() to pan_screen.hAlyssa Rosenzweig2019-06-102-6/+6
* panfrost: Always align strides to cache line (64)Alyssa Rosenzweig2019-06-101-1/+7
* panfrost: ci: Switch from direct Docker use to buildahTomeu Vizoso2019-06-103-160/+166
* gallium/u_transfer_helper: Free the staging buffer on unmap.Kenneth Graunke2019-06-091-0/+1
* virgl: Work around possible memory exhaustionAlexandros Frantzis2019-06-073-3/+22
* virgl: Remove incorrect resource wait conditionAlexandros Frantzis2019-06-071-13/+0
* virgl: Use copy transfers for texturesAlexandros Frantzis2019-06-072-9/+87
* virgl: Use buffer copy transfers to avoid waiting when mappingAlexandros Frantzis2019-06-076-6/+137
* virgl: Support copy transfersAlexandros Frantzis2019-06-075-5/+70
* virgl: Add copy_transfer3d definitionsAlexandros Frantzis2019-06-072-0/+9
* virgl: Make VIRGL_BIND_STAGING resources cacheableAlexandros Frantzis2019-06-072-2/+4
* virgl: Support VIRGL_BIND_STAGINGAlexandros Frantzis2019-06-073-4/+16
* virgl: Avoid unfinished transfer_get with PIPE_TRANSFER_DONTBLOCKAlexandros Frantzis2019-06-071-9/+12
* virgl: Deduplicate checks for resource cachingAlexandros Frantzis2019-06-074-20/+14
* virgl: Don't try to use cached resources for legacy fencesAlexandros Frantzis2019-06-072-6/+12
* virgl: More info about chosen alignment valueAlexandros Frantzis2019-06-071-0/+5
* virgl: store all info about atomic buffersChia-I Wu2019-06-072-16/+23
* virgl: add shader images to virgl_shader_binding_stateChia-I Wu2019-06-072-14/+27
* virgl: add SSBOs to virgl_shader_binding_stateChia-I Wu2019-06-072-14/+26
* virgl: add UBOs to virgl_shader_binding_stateChia-I Wu2019-06-072-20/+37
* virgl: add virgl_shader_binding_stateChia-I Wu2019-06-072-43/+44
* iris: Zero shs->cbuf0 when binding a passthrough TCSKenneth Graunke2019-06-071-0/+16
* freedreno/a6xx: re-arrange program stageobj/groupRob Clark2019-06-074-30/+58
* freedreno/a6xx: fix hangs with newer sqe fwRob Clark2019-06-071-32/+81
* freedreno/a6xx: WFI before RB_CCU_CNTL writesRob Clark2019-06-072-0/+4
* freedreno/a6xx: don't pre-dispatch texture fetch on accidentRob Clark2019-06-071-1/+4
* freedreno/a6xx: fix issues with gallium HUDRob Clark2019-06-071-5/+8
* iris: Rename bind_state to bind_shader_state.Kenneth Graunke2019-06-071-9/+9
* panfrost/ci: Texture wrap tests are legitimately fixedAlyssa Rosenzweig2019-06-071-58/+0
* panfrost/midgard: Lower inot to inor with 0Alyssa Rosenzweig2019-06-071-1/+2
* panfrost/midgard: Cleanup tag fetch in disassemblerAlyssa Rosenzweig2019-06-071-2/+3
* panfrost/midgard: Use fancy iteratorAlyssa Rosenzweig2019-06-071-1/+1
* panfrost/midgard: Cull dead branchesAlyssa Rosenzweig2019-06-072-2/+31
* panfrost/midgard: Add mir_print_bundle helperAlyssa Rosenzweig2019-06-072-0/+14
* panfrost/midgard/disasm: Pretty-print branch tagsAlyssa Rosenzweig2019-06-071-7/+34
* panfrost/ci: Note some since-fixed testsAlyssa Rosenzweig2019-06-071-26/+0
* panfrost/midgard: Vectorize I/OAlyssa Rosenzweig2019-06-073-7/+18
* panfrost/midgard: Remove varyings delay passAlyssa Rosenzweig2019-06-072-75/+9
* panfrost/midgard: Apply component to load_inputAlyssa Rosenzweig2019-06-071-0/+4