summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* v3d: Make an array for frag/vert texture state in the context.Eric Anholt2018-12-077-42/+21
* v3d: Put default vertex attribute values into the state uploader as well.Eric Anholt2018-12-073-8/+12
* v3d: Create a state uploader for packing our shaders together.Eric Anholt2018-12-074-13/+35
* v3d: Update simulator cache flushing code to match the kernel better.Eric Anholt2018-12-071-13/+19
* v3d: Use the TFU to do generatemipmap.Eric Anholt2018-12-077-1/+175
* v3d: Add the V3D TFU submit interface to the simulator.Eric Anholt2018-12-073-20/+90
* v3d: Use combined input/output segments.Eric Anholt2018-12-071-4/+7
* v3d: Add missing OES_half_float_linear support.Eric Anholt2018-12-071-0/+1
* v3d: Add support for RGBA_SRGB along with BGRA_SRGB.Eric Anholt2018-12-071-0/+2
* freedreno/ir3: track max flow control depth for a5xx/a6xxRob Clark2018-12-072-4/+4
* freedreno/ir3: sync instr/disasmRob Clark2018-12-071-1/+1
* freedreno/a6xx: blitter fixesRob Clark2018-12-072-3/+80
* freedreno: update generated headersRob Clark2018-12-077-35/+56
* freedreno/a5xx+a6xx: remove unused fs/vs pvt memRob Clark2018-12-074-20/+0
* gallium: fix typoRob Clark2018-12-071-1/+1
* freedreno: remove unused fd_surface fieldsRob Clark2018-12-071-5/+0
* gallium: add missing PIPE_CAP_SURFACE_SAMPLE_COUNT default valueSamuel Pitoiset2018-12-071-0/+3
* freedreno: Add support for EXT_multisampled_render_to_textureKristian H. Kristensen2018-12-063-1/+7
* freedreno/a6xx: MSAARob Clark2018-12-0610-24/+74
* gallium: Add new PIPE_CAP_SURFACE_SAMPLE_COUNTKristian H. Kristensen2018-12-064-2/+19
* amd: remove support for LLVM 6.0Samuel Pitoiset2018-12-067-195/+38
* gallium: Android build fixesKristian H. Kristensen2018-12-052-1/+2
* nir: Make boolean conversions sized just like the othersJason Ekstrand2018-12-051-4/+4
* drisw: Use separate drisw_loader_funcs for shmMichal Srb2018-12-051-3/+11
* gallium: Constify drisw_loader_funcs structMichal Srb2018-12-054-5/+5
* nouveau: set texture upload budgetIlia Mirkin2018-12-033-3/+6
* nv50,nvc0: add explicit handling of PIPE_CAP_MAX_VERTEX_ELEMENT_SRC_OFFSETIlia Mirkin2018-12-032-0/+4
* nv50: always keep TSC slot 0 boundIlia Mirkin2018-12-033-0/+31
* virgl: fix const warning on debug flags.Dave Airlie2018-12-042-3/+3
* nv50,nvc0: Fix gallium nine regression regarding sampler bindingsKarol Herbst2018-12-022-16/+12
* d3dadapter9: use snprintf(..., "%s", ...) instead of strncpyAndre Heider2018-12-012-13/+22
* st/xvmc: Add X11 include path.Vinson Lee2018-11-301-0/+1
* virgl: don't mark buffers as unclean after a writeGurchetan Singh2018-11-302-1/+10
* virgl: avoid large inline transfersGurchetan Singh2018-11-301-1/+5
* virgl: quadruple command buffer sizeGurchetan Singh2018-11-301-1/+1
* Revert "winsys/amdgpu: overallocate buffers for faster address translation on...Marek Olšák2018-11-291-24/+0
* draw: fix infinite loop in line stipplingRoland Scheidegger2018-11-291-11/+15
* amd/addrlib: update Mesa's copy of addrlibNicolai Hähnle2018-11-291-1/+1
* winsys/svga: Fix a memory leakThomas Hellstrom2018-11-291-0/+2
* st/xa: Fix a memory leakThomas Hellstrom2018-11-291-0/+1
* freedreno: Fix autotools build.Vinson Lee2018-11-281-0/+2
* radeonsi: add memory management stress tests for GDSMarek Olšák2018-11-282-0/+48
* winsys/amdgpu: add support for allocating GDS and OA resourcesMarek Olšák2018-11-282-23/+36
* radeonsi: allow si_cp_dma_clear_buffer to clear GDS from any IBMarek Olšák2018-11-284-31/+33
* winsys/amdgpu: use optimal VM alignment for CPU allocationsMarek Olšák2018-11-281-2/+4
* winsys/amdgpu: use optimal VM alignment for imported buffersMarek Olšák2018-11-281-20/+29
* winsys/amdgpu,radeon: pass vm_alignment to buffer_from_handleMarek Olšák2018-11-287-5/+15
* winsys/amdgpu: overallocate buffers for faster address translation on Gfx9Marek Olšák2018-11-281-0/+24
* winsys/amdgpu: increase the VM alignment to the MSB of the size for Gfx9Marek Olšák2018-11-281-1/+11
* winsys/amdgpu: use >= instead of > for VM address alignmentMarek Olšák2018-11-281-1/+1