summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* radeon: Initialize variables in radeon_llvm_context_init.Vinson Lee2013-05-221-0/+2
* softpipe: change TEX_TILE_SIZE and NUM_TEX_TILE_ENTRIESRoland Scheidegger2013-05-221-2/+8
* softpipe: disambiguate TILE_SIZE / TEX_TILE_SIZERoland Scheidegger2013-05-223-38/+38
* llvmpipe: disable simple_shader optimizationRoland Scheidegger2013-05-221-1/+6
* llvmpipe: fix early depth test / late depth write stencil issuesRoland Scheidegger2013-05-221-5/+12
* llvmpipe: fix issue with not writing new stencil valuesRoland Scheidegger2013-05-222-4/+7
* llvmpipe: (trivial) remove confusing code in stencil testRoland Scheidegger2013-05-221-16/+11
* llvmpipe: fix bug in early depth test / late depth write handlingRoland Scheidegger2013-05-221-6/+7
* Haiku: Add Gallium winsys and target codeAlexander von Gluck IV2013-05-229-0/+589
* ilo: set more fields of 3DSTATE_DEPTH_BUFFERChia-I Wu2013-05-221-48/+120
* ilo: correctly set view extent in SURFACE_STATEChia-I Wu2013-05-222-85/+115
* ilo: avoid unnecessary emission of SO statesChia-I Wu2013-05-222-9/+15
* radeonsi: Fix user clip planesMichel Dänzer2013-05-211-4/+3
* radeonsi: Handle TGSI_SEMANTIC_CLIPVERTEXMichel Dänzer2013-05-216-8/+86
* radeonsi: Initial support for multiple constant buffersMichel Dänzer2013-05-214-73/+119
* radeonsi: Fix handling of TGSI_SEMANTIC_PSIZEMichel Dänzer2013-05-215-9/+17
* radeonsi: increase array size for shader inputs and outputsMarek Olšák2013-05-212-2/+4
* st/glx/xlib: check for null ctx pointer in glXIsDirect()Brian Paul2013-05-211-3/+1
* scons: Don't force stabs debug format for Mingw.José Fonseca2013-05-211-4/+0
* ilo: use BLT engine to copy between texturesChia-I Wu2013-05-211-1/+237
* ilo: use BLT engine to copy between buffersChia-I Wu2013-05-211-1/+142
* ilo: refactor blitter_xy_color_blt()Chia-I Wu2013-05-211-48/+92
* ilo: replace cp hooks by cp owner and flush callbackChia-I Wu2013-05-216-253/+249
* ilo: harware contexts are only for the render ringChia-I Wu2013-05-215-8/+12
* ilo: update format mappingsChia-I Wu2013-05-211-14/+79
* ilo: update headers from i965Chia-I Wu2013-05-215-54/+149
* r600g/llvm: fix cubemap lod/biasVincent Lejeune2013-05-201-0/+3
* r600g/llvm: Fix texelFetchOffset-2DVincent Lejeune2013-05-201-0/+6
* r600g/llvm: Fix cubearray textureSizeVincent Lejeune2013-05-203-0/+17
* r600g/llvm: Factorize code loading from const buffer.Vincent Lejeune2013-05-201-27/+24
* llvmpipe: enable z32s8x24 formatRoland Scheidegger2013-05-181-6/+0
* llvmpipe: handle z32s8x24 depth/stencil formatRoland Scheidegger2013-05-189-148/+259
* llvmpipe: get rid of unused tiled/linear logicRoland Scheidegger2013-05-187-713/+50
* llvmpipe: fix bogus handling of first_layer when setting up texture samplingRoland Scheidegger2013-05-182-14/+18
* gallivm: handle z32s8x24 format for samplingRoland Scheidegger2013-05-181-8/+51
* gallivm: Eliminate 8.8 fixed point intermediates from AoS sampling path.José Fonseca2013-05-175-242/+186
* gallivm: Add and use lp_build_lerp_3d.José Fonseca2013-05-173-26/+60
* radeon/llvm: Run standard optimization passes on conpute shader modulesTom Stellard2013-05-171-0/+15
* r600g: fixup for MSAA texture support checkingNiels Ole Salscheider2013-05-161-1/+1
* llvmpipe: Temporary workaround to prevent segfault on array textures.José Fonseca2013-05-161-0/+3
* gallivm: Support pointers in lp_build_print_value().José Fonseca2013-05-161-0/+2
* ilo: emit 3DSTATE_STENCIL_BUFFER on GEN7+Chia-I Wu2013-05-162-7/+21
* ilo: add support for stencil resources on GEN7+Chia-I Wu2013-05-168-33/+545
* winsys/intel: test for and expose address swizzlingChia-I Wu2013-05-162-0/+23
* r600g: cleanup MSAA texture support checkingMarek Olšák2013-05-157-72/+21
* r600g: rewrite FMASK allocation, fix FMASK texturing with 2 and 4 samplesMarek Olšák2013-05-157-36/+42
* draw: More defensive coding in DRAW_GET_IDX.José Fonseca2013-05-151-2/+2
* draw: Fix vsplit regression when the ib can be used directly.José Fonseca2013-05-151-1/+1
* ilo: clean up transfer format conversionChia-I Wu2013-05-151-34/+48
* ilo: rework transfer mapping method choosingChia-I Wu2013-05-151-102/+133