summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: remove si_llvm_add_attributeMarek Olšák2018-03-073-25/+16
* radeonsi: fix passing address32_hi to LLVM for high valuesMarek Olšák2018-03-071-2/+5
* radeonsi: assume has_virtual_memory == trueMarek Olšák2018-03-072-34/+18
* radeonsi: add/update assertions for 32-bit address spaceMarek Olšák2018-03-072-3/+18
* radeonsi: prevent a negative buffer offset in si_upload_descriptorsMarek Olšák2018-03-071-4/+3
* radeonsi: properly extract a buffer address from a descriptorMarek Olšák2018-03-071-1/+7
* radeonsi: fix vertex buffer address computation with full 64-bit addressesMarek Olšák2018-03-071-3/+3
* radeonsi: mask out high VM address bits in registers where neededMarek Olšák2018-03-073-22/+24
* st/omx/tizonia/h264d: Add EGLImage supportGurkirpal Singh2018-03-067-6/+227
* st/omx/tizonia: Add H.264 encoderGurkirpal Singh2018-03-0618-403/+2106
* st/omx/tizonia: Add H.264 decoderGurkirpal Singh2018-03-0624-1286/+2793
* st/omx/tizonia: Add entrypointGurkirpal Singh2018-03-064-2/+78
* st/omx/tizonia: Add --enable-omx-tizonia flag and build filesGurkirpal Singh2018-03-067-3/+75
* st/omx/bellagio: Rename st and target directoriesGurkirpal Singh2018-03-0620-35/+83
* ac: add ac_count_scratch_private_memory()Samuel Pitoiset2018-03-061-28/+4
* gallium: increase PIPE_MAX_SHADER_SAMPLER_VIEWS to 128Roland Scheidegger2018-03-061-1/+1
* tgsi/scan: use wrap-around shift behavior explicitly for file_maskRoland Scheidegger2018-03-063-4/+12
* clover: Allow overriding platform/device version numbersAaron Watry2018-03-052-5/+14
* clover/llvm: Pass device down to compileAaron Watry2018-03-051-4/+3
* clover: Pass device to llvm::create_compiler_instanceAaron Watry2018-03-051-4/+5
* clover/llvm: Use device in llvm compilation instead of copying fieldsAaron Watry2018-03-053-17/+15
* radeonsi/nir: fix handling of doubles for gs inputsTimothy Arceri2018-03-061-2/+6
* radeonsi: move si_nir_load_input_gs() to si_shader.cTimothy Arceri2018-03-063-29/+20
* broadcom/vc4: Add support for HW perfmonBoris Brezillon2018-03-055-12/+249
* r600: fix color export maskRoland Scheidegger2018-03-051-0/+1
* gallium/aux/hud: Avoid possible buffer overflowGert Wollny2018-03-051-2/+6
* freedreno/ir3: start dealing with half-precisionRob Clark2018-03-053-30/+81
* freedreno/ir3: fix fixing-up register footprintRob Clark2018-03-052-18/+27
* freedreno: surfaces can be PIPE_BUFFERRob Clark2018-03-051-4/+10
* freedreno/a5xx: handle compute resourcesRob Clark2018-03-051-2/+4
* freedreno/ir3: ignore return jumpRob Clark2018-03-051-0/+1
* freedreno: add some more compute capsRob Clark2018-03-052-4/+21
* freedreno/a5xx: don't expose 64b pointers yetRob Clark2018-03-051-2/+5
* freedreno: steal handy macro for compute caps from nouveauRob Clark2018-03-051-42/+17
* freedreno: add global_bindings stateRob Clark2018-03-054-4/+85
* freedreno/ir3: small cleanupRob Clark2018-03-051-3/+3
* freedreno: add pctx->memory_barrier()Rob Clark2018-03-051-0/+8
* freedreno/ir3: cmdline compiler updates for spv shadersRob Clark2018-03-051-0/+7
* ac: add ac_build_fsign()Samuel Pitoiset2018-03-051-11/+4
* ac: add ac_build_isign()Samuel Pitoiset2018-03-051-8/+2
* ac: add ac_build_fract()Samuel Pitoiset2018-03-051-8/+5
* virgl: add offset alignment values to to v2 caps struct[email protected]2018-03-053-2/+6
* virgl: reduce some default capset limits.Dave Airlie2018-03-051-8/+8
* virgl: handle getting new capsets.Dave Airlie2018-03-056-31/+52
* radeonsi/nir: call ac_lower_indirect_derefs()Timothy Arceri2018-03-054-4/+6
* radeonsi: add chip class to compiler_ctx_stateTimothy Arceri2018-03-053-0/+4
* swr/rast: Fix macOS macro.Vinson Lee2018-03-041-2/+2
* svga: add SVGA_NEW_PRESCALE to the tracked dirty mask for gsCharmaine Lee2018-03-021-1/+2
* svga: fix blending regressionBrian Paul2018-03-021-11/+24
* svga: check svga_have_vgpu10() in svga_delete_blend_state()Brian Paul2018-03-021-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-27 21:59:50 +0000