summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
...
* radeonsi/gfx9: pass correct parameters to buffer_get_handleMarek Olšák2017-03-301-6/+14
* radeonsi/gfx9: update si_set_optimal_micro_tile_modeMarek Olšák2017-03-301-6/+38
* radeonsi/gfx9: don't check array_mode for allowing TC-compatible HTILEMarek Olšák2017-03-301-1/+2
* radeonsi/gfx9: update HTILE/CMASK/FMASK allocatorsMarek Olšák2017-03-301-1/+15
* radeonsi/gfx9: stub testdma - array_mode_to_stringMarek Olšák2017-03-301-12/+18
* radeonsi/gfx9: update r600_print_texture_infoMarek Olšák2017-03-303-5/+65
* gallium/radeon: move pre-GFX9 radeon_bo_metadata.* to u.legacy.*Marek Olšák2017-03-305-101/+119
* winsys/amdgpu: set num_tile_pipes, pipe_interleave_bytes for GFX9Marek Olšák2017-03-301-2/+11
* winsys/amdgpu: wire up new addrlib for GFX9Marek Olšák2017-03-301-1/+399
* winsys/amdgpu: update amdgpu_addr_create for GFX9Marek Olšák2017-03-301-17/+29
* winsys/amdgpu: rename GFX6 surface functionsMarek Olšák2017-03-301-25/+29
* gallium/radeon: add GFX9 surface info to radeon_surfMarek Olšák2017-03-301-0/+38
* gallium/radeon: move pre-GFX9 radeon_surf.* members to radeon_surf.u.legacy.*Marek Olšák2017-03-3020-345/+357
* radeonsi/gfx9: allow Z16_UNORM for TC-compatible HTILEMarek Olšák2017-03-301-6/+16
* radeonsi/gfx9: draw changesMarek Olšák2017-03-301-12/+31
* radeonsi/gfx9: pad shader binaries by 128 bytesMarek Olšák2017-03-301-0/+6
* radeonsi/gfx9: trivial shader and ring changesMarek Olšák2017-03-301-5/+15
* radeonsi/gfx9: sampler state changesMarek Olšák2017-03-301-1/+1
* radeonsi/gfx9: add a scissor bug workaroundMarek Olšák2017-03-301-0/+6
* radeonsi/gfx9: rasterizer changesMarek Olšák2017-03-301-2/+4
* radeonsi/gfx9: disable the 2-bit format fetch fixMarek Olšák2017-03-301-2/+6
* radeonsi/gfx9: set NUM_RECORDS correctlyMarek Olšák2017-03-303-3/+3
* radeonsi/gfx9: ELEMENT_SIZE changeMarek Olšák2017-03-302-7/+15
* radeonsi/gfx9: enable ETC2Marek Olšák2017-03-301-1/+2
* radeonsi/gfx9: disable RB+ on Vega10Marek Olšák2017-03-306-22/+39
* radeonsi/gfx9: init_config changesMarek Olšák2017-03-301-6/+32
* radeonsi/gfx9: don't set PA_SC_RASTER_CONFIG*Marek Olšák2017-03-301-15/+19
* radeonsi/gfx9: Gather4 no longer needs the workaroundMarek Olšák2017-03-301-1/+2
* radeonsi/gfx9: CP DMA changesMarek Olšák2017-03-301-10/+30
* radeonsi/gfx9: query changes - EVENT_WRITE and SET_PREDICATIONMarek Olšák2017-03-301-10/+19
* radeonsi/gfx9: EVENT_WRITE_EOP -> RELEASE_MEMMarek Olšák2017-03-301-14/+25
* radeonsi/gfx9: INDIRECT_BUFFER changeMarek Olšák2017-03-301-1/+1
* radeonsi/gfx9: enable SDMA buffer copying & clearingMarek Olšák2017-03-301-3/+4
* radeonsi/gfx9: handle GFX9 in a few placesMarek Olšák2017-03-304-2/+5
* radeonsi/gfx9: don't read back non-existent SRBM registersMarek Olšák2017-03-301-3/+5
* radeonsi/gfx9: add IB parser supportMarek Olšák2017-03-301-0/+1
* radeonsi/gfx9: set the LLVM processor, require LLVM 5.0Marek Olšák2017-03-302-0/+9
* radeonsi/gfx9: add GFX9 and VEGA10 enumsMarek Olšák2017-03-303-2/+10
* amd: GFX9 packet changesMarek Olšák2017-03-301-2/+2
* amd: add texture format definitions for GFX9Marek Olšák2017-03-301-4/+4
* amd: resolve remaining definition conflicts with gfx9d.hMarek Olšák2017-03-302-3/+3
* amd: normalize register definition formattingMarek Olšák2017-03-301-15/+45
* radeonsi: code shuffling in si_init_depth_surfaceMarek Olšák2017-03-301-54/+32
* amdgpu/addrlib: Rewrite tile mode optmization codeXavi Zhang2017-03-301-7/+5
* swr: [scons] Fix windows buildGeorge Kyriazis2017-03-291-7/+31
* r600g: check NULL return from r600_aligned_buffer_createJulien Isorce2017-03-281-0/+10
* si_compute: check NULL return from u_upload_allocJulien Isorce2017-03-281-3/+11
* r600g: check NULL return from u_upload_allocJulien Isorce2017-03-281-0/+4
* swr: fix llvm-5.0.0 build bustageTim Rowley2017-03-281-9/+15
* swr: [rasterizer jitter] fix llvm-5.0.0 build bustageTim Rowley2017-03-281-4/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 17:26:03 +0000