summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* gallium: Add DragonFly supportFrançois Tigeot2016-01-311-1/+1
* nv50/ir: get rid of memory stores with nop valuesIlia Mirkin2016-01-301-0/+6
* nv50/ir: fix false global CSE on instructions with multiple defsIlia Mirkin2016-01-301-0/+2
* nv50,nvc0: fix buffer clearing to respect engine alignment requirementsIlia Mirkin2016-01-302-52/+247
* freedreno/ir3: ignore clip-vertex varyingRob Clark2016-01-301-1/+4
* freedreno/ir3: don't ignore local varsRob Clark2016-01-301-1/+7
* freedreno/ir3: handle tex instrs w/ const offsetRob Clark2016-01-301-0/+16
* freedreno/ir3: support load_front_face intrinsicRob Clark2016-01-301-2/+14
* freedreno: limit string marker to max packet sizeRob Clark2016-01-301-0/+3
* nvc0: avoid crashing when there are holes in vertex array bindingsIlia Mirkin2016-01-291-3/+13
* nvc0: enable atomic counters and ssboIlia Mirkin2016-01-292-2/+6
* nv50/ir: handle new TGSI MEMBAR opcodeIlia Mirkin2016-01-291-0/+8
* nvc0/ir: fix atomic compare-and-swap argumentsIlia Mirkin2016-01-293-5/+8
* nv50/ir: add support for indirect buffer loadingIlia Mirkin2016-01-292-10/+31
* nv50/ir: add SUQ op by reading the info from driver constbufIlia Mirkin2016-01-296-3/+21
* nv50/ir: add support for BUFFER accessesIlia Mirkin2016-01-296-11/+147
* nvc0: handle shader buffer memory barrierIlia Mirkin2016-01-291-0/+4
* nvc0: add state management for shader buffersIlia Mirkin2016-01-295-8/+111
* nvc0: double per-shader stage driver constants areaIlia Mirkin2016-01-293-15/+15
* trace: add support for set_shader_buffersIlia Mirkin2016-01-293-0/+60
* st/mesa: add shader buffer barrier bitIlia Mirkin2016-01-291-0/+1
* tgsi: add MEMBAR opcode to handle memoryBarrier* GLSL intrinsicsIlia Mirkin2016-01-293-2/+24
* winsys/amdgpu: Process RADEON_FLAG_* independently from RADEON_DOMAIN_*Michel Dänzer2016-01-291-10/+9
* winsys/amdgpu: Handle RADEON_FLAG_NO_CPU_ACCESSMichel Dänzer2016-01-291-0/+2
* nv50/ir: optimize mad/fma with third argument 0 to mulKarol Herbst2016-01-281-0/+21
* nv50/ir: run DCE backwardsKarol Herbst2016-01-281-3/+3
* nv50/ir: optimize shl(shr(a, c), c) to and(a, ~((1 << c) - 1))Karol Herbst2016-01-281-0/+8
* radeonsi: Add option for SI schedulerAxel Davy2016-01-283-1/+7
* vc4: Throttle outstanding rendering after submission.Eric Anholt2016-01-271-0/+9
* vc4: Don't record the seqno of a failed job submit.Eric Anholt2016-01-271-2/+2
* nv50/ir: fix memory corruption when spilling and redoing RAKarol Herbst2016-01-261-0/+3
* r600,compute: Plug few memory leaksJan Vesely2016-01-268-21/+55
* r600: Typos and whitespace fixesJan Vesely2016-01-263-7/+7
* radeonsi: fix clover crashMarek Olšák2016-01-261-1/+1
* radeonsi: fix shader precompilation for shader-dbMarek Olšák2016-01-261-9/+35
* glsl: move to compiler/Emil Velikov2016-01-261-1/+1
* nir: move to compiler/Emil Velikov2016-01-2614-20/+20
* nir: move shader_enums.[ch] to compilerEmil Velikov2016-01-268-4/+8
* gallium/ddebug: add 'verbose' optionNicolai Hähnle2016-01-265-5/+12
* gallium/ddebug: make 'noflush' also affect 'always' modeNicolai Hähnle2016-01-262-5/+10
* radeonsi: use llvm.amdgcn.s.barrier instead of llvm.AMDGPU.barrier.localNicolai Hähnle2016-01-261-1/+3
* radeonsi: add DCC buffer for sampler views on new CSNicolai Hähnle2016-01-251-15/+18
* radeonsi: emit rw_buffers for tes_shader only if tes_shader presentNicolai Hähnle2016-01-251-3/+5
* radeonsi: do not set the shader->key for gs copy shadersNicolai Hähnle2016-01-251-1/+0
* radeonsi: si_llvm_emit_vs_epilogue is never used with gs copy shadersNicolai Hähnle2016-01-251-2/+3
* radeonsi: move is_gs_copy_shader to si_shader_contextNicolai Hähnle2016-01-252-6/+5
* radeonsi: replace use of is_gs_copy_shader in si_shader_vsNicolai Hähnle2016-01-251-1/+1
* radeonsi: ensure that VGT_GS_MODE is sent when necessaryNicolai Hähnle2016-01-251-8/+21
* radeonsi: extract the VGT_GS_MODE calculation into its own functionNicolai Hähnle2016-01-251-19/+28
* trace: fix a segfault when tracing indirect draw callsSamuel Pitoiset2016-01-241-1/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-18 22:39:28 +0000