summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Collapse)AuthorAgeFilesLines
* radeonsi/gfx9: handle pitch and offset overrides for texture_from_handleMarek Olšák2017-03-301-11/+18
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: set/validate GFX9 BO metadataMarek Olšák2017-03-302-1/+24
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: add radeon_surf.gfx9.surf_offsetMarek Olšák2017-03-305-1/+7
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: don't write mipmap level offsets to BO metadataMarek Olšák2017-03-301-3/+6
| | | | | | GFX9 doesn't have (usable) mipmap offsets. Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: flush CB & DB caches with an EOP TS eventMarek Olšák2017-03-301-23/+84
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: use ACQUIRE_MEMMarek Olšák2017-03-301-6/+17
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: only use CE RAM for most-used descriptorsMarek Olšák2017-03-302-5/+23
| | | | | | because the CE RAM size decreased to 4 KB. Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: emit FLUSH_DFSM where requiredMarek Olšák2017-03-302-0/+18
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: emit BREAK_BATCH in emit_framebuffer_stateMarek Olšák2017-03-301-0/+5
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: fix MIP0_WIDTH & MIP0_HEIGHT for compressed texture blitsMarek Olšák2017-03-306-10/+26
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: fix textureSize/imageSize for 1D texturesMarek Olšák2017-03-301-25/+32
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: add a workaround for 1D depth texturesMarek Olšák2017-03-304-30/+86
| | | | | | The same workaround is used by Vulkan. Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: enable clamping for Z UNORM formats promoted to Z32FMarek Olšák2017-03-301-1/+11
| | | | | | so that shaders don't have to do it. Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: image descriptor changes in mutable fieldsMarek Olšák2017-03-303-23/+73
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: FMASK image descriptor changesMarek Olšák2017-03-301-21/+48
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: image descriptor changes in immutable fieldsMarek Olšák2017-03-302-5/+54
| | | | | | | The border color swizzle logic was copied from Vulkan. It doesn't make any sense to me, but it passes all piglits except the stencil ones. Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: DB changesMarek Olšák2017-03-302-94/+176
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: CB changesMarek Olšák2017-03-302-52/+125
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: do DCC clears on non-mipmapped textures onlyMarek Olšák2017-03-302-4/+17
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: update can_sample_z/s flagsMarek Olšák2017-03-301-2/+7
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: pass correct parameters to buffer_get_handleMarek Olšák2017-03-301-6/+14
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: update si_set_optimal_micro_tile_modeMarek Olšák2017-03-301-6/+38
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: don't check array_mode for allowing TC-compatible HTILEMarek Olšák2017-03-301-1/+2
| | | | | | GFX9 supports this with all modes except linear. Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: update HTILE/CMASK/FMASK allocatorsMarek Olšák2017-03-301-1/+15
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: stub testdma - array_mode_to_stringMarek Olšák2017-03-301-12/+18
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: update r600_print_texture_infoMarek Olšák2017-03-303-5/+65
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* gallium/radeon: move pre-GFX9 radeon_bo_metadata.* to u.legacy.*Marek Olšák2017-03-305-101/+119
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* winsys/amdgpu: set num_tile_pipes, pipe_interleave_bytes for GFX9Marek Olšák2017-03-301-2/+11
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* winsys/amdgpu: wire up new addrlib for GFX9Marek Olšák2017-03-301-1/+399
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* winsys/amdgpu: update amdgpu_addr_create for GFX9Marek Olšák2017-03-301-17/+29
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* winsys/amdgpu: rename GFX6 surface functionsMarek Olšák2017-03-301-25/+29
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* gallium/radeon: add GFX9 surface info to radeon_surfMarek Olšák2017-03-301-0/+38
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* gallium/radeon: move pre-GFX9 radeon_surf.* members to radeon_surf.u.legacy.*Marek Olšák2017-03-3020-345/+357
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: allow Z16_UNORM for TC-compatible HTILEMarek Olšák2017-03-301-6/+16
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: draw changesMarek Olšák2017-03-301-12/+31
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: pad shader binaries by 128 bytesMarek Olšák2017-03-301-0/+6
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: trivial shader and ring changesMarek Olšák2017-03-301-5/+15
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: sampler state changesMarek Olšák2017-03-301-1/+1
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: add a scissor bug workaroundMarek Olšák2017-03-301-0/+6
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: rasterizer changesMarek Olšák2017-03-301-2/+4
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: disable the 2-bit format fetch fixMarek Olšák2017-03-301-2/+6
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: set NUM_RECORDS correctlyMarek Olšák2017-03-303-3/+3
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: ELEMENT_SIZE changeMarek Olšák2017-03-302-7/+15
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: enable ETC2Marek Olšák2017-03-301-1/+2
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: disable RB+ on Vega10Marek Olšák2017-03-306-22/+39
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: init_config changesMarek Olšák2017-03-301-6/+32
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: don't set PA_SC_RASTER_CONFIG*Marek Olšák2017-03-301-15/+19
| | | | | | The registers don't exist on GFX9. Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: Gather4 no longer needs the workaroundMarek Olšák2017-03-301-1/+2
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: CP DMA changesMarek Olšák2017-03-301-10/+30
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
* radeonsi/gfx9: query changes - EVENT_WRITE and SET_PREDICATIONMarek Olšák2017-03-301-10/+19
| | | | Reviewed-by: Nicolai Hähnle <[email protected]>
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 15:17:14 +0000