summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* gallivm: Fix build against LLVM SVN >= r216982Michel Dänzer2014-09-032-0/+11
* r600g: fix alpha-test with HyperZ enabled, fixing L4D2 tree corruptionMarek Olšák2014-09-031-6/+6
* r600g,radeonsi: Preserve existing buffer flagsMichel Dänzer2014-09-031-3/+3
* r300g: pointless assignment of info.indexedDave Airlie2014-09-031-2/+0
* omx/h264: remove stray semicolon after ifDave Airlie2014-09-031-1/+1
* vdpau: unlock the mutex on error paths in attribute setting.Dave Airlie2014-09-031-12/+26
* u_primconvert: Use u_upload_mgr for our little IB allocations.Eric Anholt2014-09-021-11/+9
* u_primconvert: Shut up compiler warning.Eric Anholt2014-09-021-1/+1
* gbm: Fix gallium build when X11 is in a non-system directoryEric Anholt2014-09-021-0/+1
* vc4: Handle a couple of the transfer map flags.Eric Anholt2014-09-022-4/+12
* radeonsi: Compile dummy pixel shader on demandMichel Dänzer2014-09-022-8/+10
* u_blitter: Create all shaders on demandMichel Dänzer2014-09-021-43/+104
* r600g,radeonsi: Inform the kernel if a BO will likely be accessed by the CPUMichel Dänzer2014-09-023-11/+23
* nouveau: don't leak dec struct on errorDave Airlie2014-09-021-1/+1
* xvmc/tests: %C isn't a valid printf specifier.Dave Airlie2014-09-021-2/+2
* nouveau/nv40: quiten coverity warning in unused vertex texture code.Dave Airlie2014-09-021-0/+1
* nv50: remove unused variablesIlia Mirkin2014-09-012-2/+0
* nv50: attach the buffer bo to the miptree structuresIlia Mirkin2014-09-011-8/+5
* nv50: mt address may not be the underlying bo's start addressIlia Mirkin2014-09-013-12/+14
* nv50: set the miptree address when clearing bo's in vp2 initIlia Mirkin2014-09-011-0/+2
* nv50/ir: avoid creating instructions that can't be emittedIlia Mirkin2014-09-011-0/+4
* nvc0: don't make 1d staging textures linearIlia Mirkin2014-09-011-1/+0
* nv50: zero out unbound samplersIlia Mirkin2014-09-011-2/+5
* nvc0/ir: avoid infinite recursion when finding first uses of texIlia Mirkin2014-09-012-8/+29
* freedreno/ir3: add DDX/DDYRob Clark2014-09-011-4/+53
* freedreno/ir3: don't keep IR aroundRob Clark2014-09-011-1/+6
* radeonsi: implement EXPCLEAR optimization for depthMarek Olšák2014-09-015-2/+23
* r600g,radeonsi: initialize HTILE to fully-expanded stateMarek Olšák2014-09-011-1/+3
* radeonsi: implement fast depth clearMarek Olšák2014-09-014-2/+21
* radeonsi: move DB_RENDER_CONTROL into draw_vboMarek Olšák2014-09-015-58/+46
* radeonsi: disable occlusion queries if they are not neededMarek Olšák2014-09-011-0/+8
* r600g,radeonsi: force fast stencil and HTILE stencil off, fixing a Hyper-Z hangMarek Olšák2014-09-012-9/+14
* r600g: set VGT_ENHANCE=4 on R7xxMarek Olšák2014-09-012-0/+2
* r600g: expose AMD_vertex_shader_layer and *_viewport_index on R600-R700Marek Olšák2014-09-011-1/+1
* r600g: fix layered clearMarek Olšák2014-09-011-1/+2
* r600g: some DB bug workarounds for R6xx DB flushingMarek Olšák2014-09-011-0/+7
* r600g: enable fast depth clear for array textures and cubemapsMarek Olšák2014-09-011-1/+2
* r600g: use HTILE allocator from SIMarek Olšák2014-09-013-47/+23
* r600g: set DB_DEPTH_SIZE.HEIGHT_TILE_MAX for EG/CM, inline other fieldsMarek Olšák2014-09-011-9/+12
* radeonsi: set DB_DEPTH_SIZE.HEIGHT_TILE_MAX, inline other fieldsMarek Olšák2014-09-011-9/+8
* r600g: Implement sm5 geometry shader instancingGlenn Kennard2014-09-013-2/+14
* gallium/pb_bufmgr_cache: limit the size of cacheMarek Olšák2014-09-014-8/+30
* pipe-loader: use the correct screen indexMarek Olšák2014-09-011-2/+18
* ilo: set INTEL_RELOC_GGTT only on GEN6Chia-I Wu2014-08-311-7/+17
* ilo: fix bound check for 3DSTATE_URB_VSChia-I Wu2014-08-311-3/+3
* ilo: replace cmd by dw0 in GPEChia-I Wu2014-08-312-167/+236
* st/hgl: Move st_visual create/destroy into hgl state_trackerAlexander von Gluck IV2014-08-304-100/+111
* st/hgl: Move st_manager create/destroy into hgl state_trackerAlexander von Gluck IV2014-08-303-29/+58
* freedreno/ir3: fix potential null ptr derefRob Clark2014-08-301-1/+2
* freedreno/ir3: add TXBRob Clark2014-08-301-0/+5