| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
|
| |
Since flush rework there could be only one relocation per
register in a block.
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
Got a speed up by tracking the dirty blocks in a seperate list instead of looping through all blocks. This version should work with block that get their dirty state disabled again and I added a dirty check during the flush as some blocks were already dirty.
|
| |
|
|
|
|
|
|
|
|
|
| |
Flush read cache before writting register. Track flushing inside
of a same cs and avoid reflushing same bo if not necessary. Allmost
properly force flush if bo rendered too and then use as a texture
in same cs (missing pipeline flush dunno if it's needed or not).
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
|
|
|
| |
Allow fast lookup of relocation information & id which
was a CPU time consumming operation.
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
we weren't decreasing when removing from the list.
|
|
|
|
|
|
| |
if we know the bo has gone not busy, no need to add another bo wait
thanks to Andre (taiu) on irc for pointing this out.
|
|
|
|
| |
since we plan on using dx10 constant buffers everywhere.
|
|
|
|
| |
we don't use this since constant buffers are now being used on all gpus.
|
|
|
|
|
|
| |
When we go to do a lot of bos in one draw like constant bufs we need
to avoid bouncing off the busy ioctl, this mitigates by backing off
on busy bos for a short amount of times.
|
|
|
|
|
| |
If we assume busy buffers are added to the list in order its unlikely
we'd fine one after the first busy one that isn't busy.
|
|
|
|
|
| |
this just keeps a list of bos submitted together, and uses them to decide
bo busy state for the whole group.
|
|
|
|
|
|
| |
These texture formats (like R16G16B16A16_UNORM) were untested until now
because st/mesa doesn't use them. I am testing this with a hacked st/mesa
here.
|
| |
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
|
|
|
| |
Add bo offset everywhere needed if r600_bo is ever a sub bo
of a bigger bo.
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
From AROS.
|
|
|
|
|
| |
no wonder it was slow, the code is deliberately forcing stuff into GTT,
we used to have domain management but it seems to have disappeared.
|
| |
|
|
|
|
|
|
|
| |
this code was memcmp'ing two structs, but refcounting one of them afterwards,
so any subsequent memcmp was never going to work.
again this stops unnecessary uploads of vertex program,
|
|
|
|
| |
this function was taking quite a lot of pointless CPU.
|
|
|
|
|
| |
Blending with DST_ALPHA is undefined. SRC_ALPHA works, though.
I bet some other formats have similar limitations too.
|
|
|
|
|
|
|
|
| |
The hw swizzles have been obtained by a brute force approach,
and only C0 and C2 are stored in UV88, the other channels are
ignored.
R16G16 is going to be a lot trickier.
|
| |
|
|
|
|
|
|
| |
Fixes this GCC warning.
r600_shader.c: In function 'tgsi_split_literal_constant':
r600_shader.c:818: warning: unused variable 'index'
|
|
|
|
|
| |
Signed-off-by: Nicolas Kaiser <[email protected]>
Signed-off-by: Brian Paul <[email protected]>
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
| |
this sets up a single loop constant like r600c does.
|
| |
|
| |
|
|
|
|
| |
just a typo in the register headers.
|
| |
|
|
|
|
|
| |
this gets rid of lots of the instability on evergreen,
which isn't surprising since it really broken not to flush caches.
|
|
|
|
| |
there are some vertex formats defined in r600c not in the docs.
|
|
|
|
|
| |
this shouldn't change behaviour, just push the choice of what
to do out to the shader.
|
|
|
|
| |
fixes segfault in depth-tex-modes-glsl and OA startup.
|
|
|
|
| |
we'll need this for color tiling on evergreen.
|
|
|
|
| |
none of the EG cards need the quirk.
|
|
|
|
|
| |
These need to be emitted, we also need them to do proper vtx start,
instead of abusing index offset.
|
|
|
|
|
| |
although evergreen can apparantly sample direct from 24-bit,
just make it work with the current method for now.
|
| |
|
|
|
|
| |
http://bugs.freedesktop.org/show_bug.cgi?id=30516
|
| |
|
|
|
|
|
|
| |
Save a lot of call into the kernel and thus improve performances.
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
|
|
|
| |
This avoid to overcount the number of dwords we need and
thus avoid maximazation of cs buffer use.
Signed-off-by: Jerome Glisse <[email protected]
|
|
|
|
| |
Signed-off-by: Jerome Glisse <[email protected]>
|
|
|
|
|
| |
This reverts commit 5f66b340aa49c6bc8d0acb2d1a6f8e9a7ef2cb2e, quickly
fixing 30514.
|