summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
...
* clover: Calculate the serialized size of a module efficiently.Francisco Jerez2014-06-193-4/+34
* clover: Optimize module serialization for vectors of fundamental types.Francisco Jerez2014-06-191-1/+22
* gallivm: set mcpu when initializing llvm execution engineRoland Scheidegger2014-06-191-2/+20
* clover: Don't use llvm's global contextTom Stellard2014-06-191-6/+9
* clover: Prevent Clang from printing number of errors and warnings to stderr.Tom Stellard2014-06-191-0/+5
* radeon/llvm: Adapt to AMDGPU.rsq intrinsic change in LLVM 3.5Michel Dänzer2014-06-191-0/+4
* targets: use GALLIUM_PIPE_LOADER_WINSYS_LIB_DEPSEmil Velikov2014-06-194-54/+9
* automake: introduce helper variableEmil Velikov2014-06-191-0/+16
* target-helpers: add dd_configuration(), dd_driver_name()Emil Velikov2014-06-192-0/+82
* target-helpers: add dd_create_screen() helperEmil Velikov2014-06-192-0/+208
* target-helpers: add a note about debug wrappersEmil Velikov2014-06-191-0/+4
* targets/pipe-loader: add driver specific drm_configurationEmil Velikov2014-06-195-5/+120
* pipe-loader: add pipe_loader_ops::configuration()Emil Velikov2014-06-195-0/+53
* pipe-loader: note that we leak pipe_loader_drm_device->base->driver_nameEmil Velikov2014-06-191-0/+1
* automake: stop building i915-sw and drop explicit linking to softpipeEmil Velikov2014-06-193-13/+2
* nv30: hack to avoid errors on unexpected color/zeta combinationsIlia Mirkin2014-06-191-0/+17
* nv30: tidy screen caps, add missing onesIlia Mirkin2014-06-191-16/+17
* nv30: avoid dangling references to deleted contextsIlia Mirkin2014-06-191-0/+3
* nv30: plug some memory leaks on screen destroy and shader compileIlia Mirkin2014-06-192-0/+7
* nv50: organize screen capsIlia Mirkin2014-06-191-67/+57
* nvc0: organize screen capsIlia Mirkin2014-06-191-61/+51
* nvc0: remove vport_int hack and instead use the usual state validationIlia Mirkin2014-06-193-11/+3
* r300g: don't advertize PIPE_FORMAT_B10G10R10X2_UNORM on < r500David Heidelberger2014-06-191-0/+1
* radeonsi: implement ARB_texture_query_lodMarek Olšák2014-06-192-25/+40
* radeonsi: pass ARB_conservative_depth parameters to the hardwareMarek Olšák2014-06-194-1/+29
* gallium: implement ARB_texture_query_levelsMarek Olšák2014-06-193-2/+9
* radeonsi: cosmetic changes in si_shader.cMarek Olšák2014-06-191-18/+13
* radeonsi: implement ARB_texture_gather and Gather functions from GLSL 4.00Marek Olšák2014-06-192-12/+123
* r600g: fix the max vertex shader input limitMarek Olšák2014-06-191-1/+1
* gallivm: fix SCALED -> NORM conversionsRoland Scheidegger2014-06-181-16/+23
* radeon/uvd: disable VC-1 simple/main on UVD 2.xGrigori Goronzy2014-06-181-1/+4
* radeonsi: add sampling of 4:2:2 subsampled texturesGrigori Goronzy2014-06-183-40/+71
* util/u_format: move utility function from r600gGrigori Goronzy2014-06-183-11/+15
* radeon/vce: set number of cpbs based on levelLeo Liu2014-06-182-5/+61
* radeon/vce: implement h264 level supportLeo Liu2014-06-181-1/+1
* st/omx/enc: implement h264 level supportLeo Liu2014-06-181-0/+39
* vl: add level interfaceLeo Liu2014-06-181-0/+1
* st/st/omx: fix switch-case indentation in vid_enc.cLeo Liu2014-06-181-16/+16
* nv50/ir: Remove NV50_SEMANTIC_VIEWPORTINDEXTobias Klausmann2014-06-162-2/+1
* nvc0: implement multiple viewports/scissors, enable ARB_viewport_arrayTobias Klausmann2014-06-167-63/+113
* nv50: make sure to mark first scissor dirty after blitIlia Mirkin2014-06-161-0/+1
* radeonsi: fixup sizes of shader resource and sampler arraysMarek Olšák2014-06-161-2/+2
* r600g/radeonsi: Remove default case from PIPE_COMPUTE_CAP_* switchMichel Dänzer2014-06-161-4/+3
* radeon/compute: Always report at least 1 compute unitTom Stellard2014-06-131-1/+1
* freedreno/a3xx: vtx formatsRob Clark2014-06-132-63/+79
* freedreno: update generated headersRob Clark2014-06-134-16/+23
* freedreno: try for more squarish tile dimensionsRob Clark2014-06-131-3/+9
* freedreno: fix for null texturesRob Clark2014-06-132-6/+10
* llvmpipe: increase number of queries which can be binned simultaneously to 64Roland Scheidegger2014-06-131-1/+1
* radeon/compute: Implement PIPE_COMPUTE_CAP_MAX_COMPUTE_UNITSBruno Jiménez2014-06-133-0/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-16 17:41:40 +0000