summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* radeon/llvm: fix opcode for RECIP_UINT_r600Vadim Girlin2012-05-251-1/+1
* radeon/llvm/loader: convert hardcoded gpu name to optionVadim Girlin2012-05-251-2/+3
* r600g: add RECIP_INT, PRED_SETE_INT to r600_bytecode_get_num_operandsVadim Girlin2012-05-251-0/+2
* i915g: Check for geometry shader earlier in i915_set_constant_buffer.Vinson Lee2012-05-241-4/+4
* scons: Fix SCons build infrastructure for FreeBSD.Vinson Lee2012-05-242-2/+2
* radeon/llvm: Lower UDIV using the Selection DAGTom Stellard2012-05-248-212/+126
* radeon/llvm: Remove auto-generated AMDIL->ISA conversion codeTom Stellard2012-05-2414-280/+28
* radeon/llvm: Remove AMDIL instructions MULHI, SMULTom Stellard2012-05-243-10/+5
* radeon/llvm: Remove AMDIL bitshift instructions (SHL, SHR, USHR)Tom Stellard2012-05-248-693/+6
* radeon/llvm: Remove AMDIL FTOI and ITOF instructionsTom Stellard2012-05-247-316/+7
* radeon/llvm: Remove AMDIL EXP* instructionsTom Stellard2012-05-245-15/+7
* radeon/llvm: Remove AMDIL ADD instructionsTom Stellard2012-05-246-179/+4
* radeon/llvm: Remove AMDIL binary instrutions (OR, AND, XOR, NOT)Tom Stellard2012-05-248-422/+8
* radeon/llvm: Remove AMDILMachinePeephole passTom Stellard2012-05-244-177/+0
* radeon/llvm: Remove AMDIL CMP instructions and associated lowering codeTom Stellard2012-05-243-661/+22
* radeon/llvm: Remove AMDIL ROUND_NEAREST instructionTom Stellard2012-05-244-6/+6
* radeon/llvm: Remove AMDIL ROUND_POSINF instructionTom Stellard2012-05-244-6/+10
* radeon/llvm: Add custom SDNode for FRACTTom Stellard2012-05-246-6/+10
* radeon/llvm: Use -1 as true value for SET* integer instructionsTom Stellard2012-05-243-32/+28
* radeon/llvm: Handle SETGE_INT, SETGE_UINT, and SETGT_UINT opcodesTom Stellard2012-05-241-0/+6
* radeon/llvm: Avoid error with SI in EmitInstrWithCustomInserter()Tom Stellard2012-05-241-0/+1
* tgsi: Initialize Padding struct fields.Vinson Lee2012-05-231-0/+4
* llvmpipe: Fix alpha testing precision on rgba8 formats.José Fonseca2012-05-223-1/+34
* scons: Do not build glx and egl on Cygwin.Vinson Lee2012-05-221-2/+2
* nv30: check for NULL vertex buffers in prevalidate_vbufsChristoph Bumiller2012-05-221-1/+1
* nv50: make unaligned index buffer offsets work againChristoph Bumiller2012-05-221-1/+3
* nvc0: don't set NEW_IDXBUF in nvc0_switch_pipe_context if none is boundChristoph Bumiller2012-05-221-0/+2
* llvmpipe: Added a error counter to lp_test_conv.James Benton2012-05-211-3/+7
* llvmpipe: Changed known failures in lp_test_conv.James Benton2012-05-211-3/+9
* llvmpipe: Added fixed point types tests to lp_test_conv.James Benton2012-05-211-6/+7
* gallivm: Fixed erroneous optimisation in lp_build_min/max.James Benton2012-05-211-7/+14
* gallivm: Compensate for lp_const_offset in lp_build_conv.James Benton2012-05-211-4/+31
* gallivm: Fixed overflow in lp_build_clamped_float_to_unsigned_norm.James Benton2012-05-211-1/+1
* radeon/llvm: Handle selectcc DAG nodeTom Stellard2012-05-207-54/+350
* svga: whitespace, comments, formatting clean-upsBrian Paul2012-05-191-38/+31
* svga: return PIPE_OK instead of 0Brian Paul2012-05-195-11/+11
* svga: fix zero-stride vertex array bugBrian Paul2012-05-191-2/+6
* radeonsi: Only honour point related rasterizer state when rendering points.Michel Dänzer2012-05-181-2/+3
* radeonsi: Fix parameter cache offsets for fragment shader inputs.Michel Dänzer2012-05-183-2/+4
* gallium/tgsi/text: Ensure ret is initialized in parse_immediate_data.Vinson Lee2012-05-171-0/+4
* radeon/llvm: Fix segfault while lowering lrp intrinsicTom Stellard2012-05-171-2/+3
* radeon/llvm: Add DAG nodes for MIN instructionsTom Stellard2012-05-176-14/+38
* llvmpipe: Avoid adding floating point zero to flat inputs.José Fonseca2012-05-181-1/+4
* Fix fetching integer inputs.José Fonseca2012-05-181-0/+8
* llvmpipe: Implement TXQ.Olivier Galibert2012-05-187-6/+227
* llvmpipe: Don't mess with the provoking vertex when inverting a triangle.Olivier Galibert2012-05-181-5/+40
* radeon/llvm: Lower lrp intrinsic during ISelTom Stellard2012-05-173-7/+19
* radeon/llvm: Remove AMDIL MAD instruction defsTom Stellard2012-05-176-7/+14
* radeon/llvm: Remove AMDIL MUL_IEEE* instructionsTom Stellard2012-05-173-7/+3
* r600g: Handle MUL_IEEE in r600_bytecode_get_num_operandsTom Stellard2012-05-171-0/+2