summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* translate_test: add support for half floatsBrian Paul2012-06-061-0/+8
* radeon/llvm: Remove obselete hooks for the ConvertToISA passTom Stellard2012-06-066-87/+1
* radeon/llvm: Remove AMDIL MOVE* instructionsTom Stellard2012-06-065-20/+2
* radeon/llvm: Add isMov() to AMDILInstrInfoTom Stellard2012-06-066-11/+34
* radeon/llvm: Remove deadcode from the AMDILISelLowering classTom Stellard2012-06-062-203/+0
* radeon/llvm: Don't lower RETURN to S_ENDPGM on SITom Stellard2012-06-062-1/+4
* radeon/llvm: Remove AMDIL VCREATE* instructionsTom Stellard2012-06-068-97/+12
* radeon/llvm: Remove AMDIL LOADCONST* instructionsTom Stellard2012-06-0613-322/+33
* nouveau: fix scratch buffer leakMarcin Slusarz2012-06-054-3/+15
* nv50: fix nv50_stream_output_state leakMarcin Slusarz2012-06-051-0/+3
* nv50: fix symbol table memory leakMarcin Slusarz2012-06-051-0/+3
* radeon/llvm: Fix VTX_READ patternsTom Stellard2012-06-013-4/+33
* radeon/llvm: Emit 2 bytes for vertex fetch offsetsTom Stellard2012-06-012-1/+3
* radeon/llvm: Only use indirect (vertex fetch) parameters for kernelsTom Stellard2012-06-011-2/+6
* radeon/llvm: Eliminate CFGStructurizer dependency on AMDIL instructionsTom Stellard2012-06-0111-41/+124
* radeon/llvm: Change prefix on tablegen files to AMDGPUTom Stellard2012-06-0117-50/+50
* radeon/llvm: Remove deadcode from the R600LowerInstructions passTom Stellard2012-06-011-46/+2
* radeon/llvm: Remove AMDIL GLOBALSTORE* instructionsTom Stellard2012-06-014-77/+36
* radeon/llvm: Remove AMDIL GLOBALLOAD* instructionsTom Stellard2012-06-016-128/+24
* r600g: compute support for evergreenAdam Rak2012-06-0120-12/+2674
* clover: Add function for building a clover::module for non-TGSI targets v6Tom Stellard2012-06-013-14/+158
* gallium: Add struct pipe_llvm_program_header v3Tom Stellard2012-06-011-0/+8
* clover: Remove target argument from compile_program_tgsi()Tom Stellard2012-06-013-5/+3
* clover: Add constructors to some of the module classes v3Tom Stellard2012-06-011-0/+13
* clover: Add necessary flags to libclllvm_la_CXXFLAGSTom Stellard2012-06-011-1/+5
* clover: Link to the necessary LLVM and Clang libsTom Stellard2012-06-011-1/+17
* clover: Add a function for retrieving a device's preferred ir v3Tom Stellard2012-06-012-8/+11
* gallium/compute: Add PIPE_COMPUTE_CAP_IR_TARGET v4Francisco Jerez2012-06-012-0/+6
* gallium: Add PIPE_SHADER_IR_LLVM to enum pipe_shader_ir v2Tom Stellard2012-06-011-1/+2
* svga: fix saturated TEX instructionsBrian Paul2012-05-311-6/+13
* scons: add code to generate the various GL API filesBrian Paul2012-05-311-0/+3
* draw: simplify index buffer specificationBrian Paul2012-05-3114-71/+52
* nv50: hook up forgotten short constant buffer upload methodMarcin Slusarz2012-05-291-0/+1
* radeon/llvm: Update and fix some commentsTom Stellard2012-05-292-12/+6
* radeonsi: Remove use.sgpr* intrinsics, use load instructions insteadTom Stellard2012-05-295-74/+57
* radeonsi: Handle TGSI CONST registersTom Stellard2012-05-2912-100/+254
* radeon/llvm: Remove AMDILIntrinsicInfo::GetDeclaration fuction bodyTom Stellard2012-05-291-20/+1
* radeon/llvm: Remove AMDILTargetMachineTom Stellard2012-05-2919-363/+90
* nouveau: unreference fences on resource destructionChristoph Bumiller2012-05-292-0/+6
* nvc0: optimize blend cso by checking which by-RT data actually differsChristoph Bumiller2012-05-291-65/+94
* nvc0: don't upload UCPs if the shader doesn't use themChristoph Bumiller2012-05-291-1/+1
* nvc0/ir: allow 64-bit constant loads on nve4Christoph Bumiller2012-05-292-1/+3
* nvc0/ir: fix texture barrier insertion to prevent WAW hazardsChristoph Bumiller2012-05-296-29/+88
* nvc0/ir: TEX doesn't support JOIN modifier eitherChristoph Bumiller2012-05-291-0/+1
* gallium: add st_api feature mask to prevent advertising MS visualsChristoph Bumiller2012-05-293-12/+36
* nv30: Fix generic passing to fragment program in NV34.Roy Spliet2012-05-253-5/+9
* nv30: handle user index buffersChristoph Bumiller2012-05-254-17/+27
* radeon/llvm: Use a custom inserter for MASK_WRITETom Stellard2012-05-254-34/+36
* radeon/llvm: Use tablegen pattern to lower bitconvertTom Stellard2012-05-254-294/+11
* radeon/llvm: Use a custom inserter to lower FNEGTom Stellard2012-05-255-22/+15
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-30 05:37:36 +0000