summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Collapse)AuthorAgeFilesLines
* r600/llvm: Add LOAD_VTX instructionTom Stellard2012-04-231-0/+13
|
* r600g: Add hooks for the LLVM shader compilerTom Stellard2012-04-233-2/+304
| | | | | | | | | The LLVM backend can now be enabled for r600g by using the --enable-r600-llvm-compiler configure flag. If you configure with this flag, you can still use the default compiler by setting the envrionment variable R600_USE_LLVM=0 Reviewed-by: Alex Deucher <[email protected]>
* r600g: Add TGSI->LLVM implementation v2Tom Stellard2012-04-232-0/+330
| | | | | | v2: Add case for ARUBA in r600_llvm_gpu_string() Reviewed-by: Alex Deucher <[email protected]>
* radeon: Move radeon_llvm_emit.cpp declarations into their own headerTom Stellard2012-04-235-19/+58
| | | | Reviewed-by: Alex Deucher <[email protected]>
* radeon: Remove HAVE_LLVM ifdefsTom Stellard2012-04-231-10/+0
| | | | | | Only LLVM 3.1 is supported, so these are not necessary. Reviewed-by: Alex Deucher <[email protected]>
* r600g: fix gpr number calculationVadim Girlin2012-04-231-0/+3
| | | | | Reviewed-by: Alex Deucher <[email protected]> Signed-off-by: Tom Stellard <[email protected]>
* r600g: split add_reg into add_reg and add_reg_bo variantsDave Airlie2012-04-234-215/+193
| | | | | | | | | This shaves 2k off the final dri.so, and removes lots of pointless NULL, 0 passing. most like pointless - but it looked nicer to me. Signed-off-by: Dave Airlie <[email protected]>
* r600g: enable GLSL130 on all cardsDave Airlie2012-04-221-3/+2
| | | | | | | | Alexandre Demers sent me some cayman results with no major problems. I'll rip out the env var in a week or so. Signed-off-by: Dave Airlie <[email protected]>
* r600g: enable dual src blending on r600 cardsDave Airlie2012-04-211-1/+1
| | | | | | tested on my rv610 and it passes the tests with no hangs. Signed-off-by: Dave Airlie <[email protected]>
* r600g: enable GLSL 1.30 for r600 classDave Airlie2012-04-211-1/+1
| | | | | | | | | Full piglit run on my rv610 with no regressions. This only leaves cayman, however my cayman is resisting my attempt to get through a full piglit run. Signed-off-by: Dave Airlie <[email protected]>
* r600: enable glsl 1.30 on r700Dave Airlie2012-04-211-1/+1
| | | | | | | | I've done a piglit run on rv740 and confirmed no regressions. We don't get GL3 on r700 due to transform feedback being busted still. Signed-off-by: Dave Airlie <[email protected]>
* r600g: report INTEGERS cap if glsl130 is on.Dave Airlie2012-04-201-1/+2
| | | | | | | | | This cap is used by u_blitter to decide if it can use integers in vertex data. fixes some crashes with glsl130 in piglit Signed-off-by: Dave Airlie <[email protected]>
* r600g: enable glsl 130 on evergreen.Dave Airlie2012-04-201-1/+3
| | | | | | | | | | | | I've done a piglit run on my SUMO machine and I see no regressions. Lots of things to fix (skip->fail), but hey maybe we can fix them if we can see them. I'll try and work my way across r600,700,cayman sometime if nobody else gets to them. Signed-off-by: Dave Airlie <[email protected]>
* r600g: disable I2F conversion for InstanceID if integers are supportedVadim Girlin2012-04-201-11/+16
| | | | | | Signed-off-by: Vadim Girlin <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> Signed-off-by: Dave Airlie <[email protected]>
* r600g: store glsl_feature_level in the r600_screenVadim Girlin2012-04-202-1/+3
| | | | | | Signed-off-by: Vadim Girlin <[email protected]> Reviewed-by: Michel Dänzer <[email protected]> Signed-off-by: Dave Airlie <[email protected]>
* radeonsi: Fix VGPR_BIT() definition.Michel Dänzer2012-04-191-1/+1
| | | | | | | | Fixes encoding of VOP3 shader instructions. The shift was wrong for source registers 2 and 3, and the resulting value was only 32 bits, so the shift in SICodeEmitter::VOPPostEncode() didn't work as intended.
* radeonsi: Replace magic numbers for vertex buffer resource.Michel Dänzer2012-04-191-4/+8
|
* radeonsi: (User) SGPR related cleanups.Michel Dänzer2012-04-193-16/+33
| | | | | | Use the same user SGPRs for the same purpose in vertex and pixel shaders. Better calculation of the number of SGPRs to reserve.
* radeonsi: Fix sampler offsets for shader intrinsic.Michel Dänzer2012-04-191-2/+2
| | | | | The sampler number is in TGSI source register 1, and the S_LOAD_DWORD* instructions take offsets in DWORDs, not bytes.
* nv50,nvc0: prevent multiple flushes when user spins on get_query_resultChristoph Bumiller2012-04-192-19/+31
|
* nv50/ir/opt: swap VP inputs to first source where possibleChristoph Bumiller2012-04-191-0/+17
|
* radeonsi: MIMG shader instructions require waiting for the results.Michel Dänzer2012-04-191-0/+2
|
* radeonsi: Replace more magic numbers for sampler state.Michel Dänzer2012-04-191-7/+7
|
* radeonsi: Fix mip filter encoding in sampler state.Michel Dänzer2012-04-191-3/+3
| | | | Blits are starting to work.
* radeonsi: Set tiling mode index for depth/stencil buffers.Michel Dänzer2012-04-191-19/+37
|
* svga: flush drawing before clearingBrian Paul2012-04-181-0/+3
| | | | | | | | | We don't normally clear immediately after drawing something. But as it was, the drawing would incorrectly appear after the clear. Fixes piglit clear-varray-2.0 failure. Reviewed-by: José Fonseca <[email protected]>
* pipebuffer: split up assertionBrian Paul2012-04-181-1/+2
| | | | | The problem with assert(a && b) is you don't know which term is zero when there's a failure.
* svga: return PIPE_OK instead of 0Brian Paul2012-04-181-1/+1
|
* gallium/u_gen_mipmap: don't release vertex buffer at end of frame / in glFlushMarek Olšák2012-04-182-19/+4
| | | | | There's no reason to do that. The buffer being used for rendering is always mapped as unsynchronized.
* gallium/u_blit: don't release vertex buffer at end of frame / in glFlushMarek Olšák2012-04-182-18/+4
| | | | | There's no reason to do that. The buffer being used for rendering is always mapped as unsynchronized.
* gallium: remove PIPE_TRANSFER_NOOVERWRITE, use equivalent UNSYNCHRONIZEDMarek Olšák2012-04-183-3/+2
|
* radeonsi: Improve calculation of number of pixel shader interpolants.Michel Dänzer2012-04-181-23/+7
|
* radeonsi: Fix calculation of pitch value in sampler view state.Michel Dänzer2012-04-181-4/+2
|
* radeonsi: Set tiling mode index in sampler view state.Michel Dänzer2012-04-181-0/+1
| | | | Hardcode index for linear mode for now.
* radeonsi: Replace magic numbers with register definitions in sampler state.Michel Dänzer2012-04-181-15/+15
|
* radeonsi: Fix white border color type in sampler state.Michel Dänzer2012-04-181-1/+1
|
* nv50: specify location of UCPs to code generatorChristoph Bumiller2012-04-171-0/+2
| | | | | Was made configurable in e44089b2f79aa2dcaacf348911433d1e21235c0c for Kepler but forgot to update nv50.
* r600g: Use automake to generate MakefileTom Stellard2012-04-172-17/+17
|
* svga: add case for PIPE_CAP_MAX_DUAL_SOURCE_RENDER_TARGETSBrian Paul2012-04-161-0/+2
|
* nvc0: fix nve4 linear copiesChristoph Bumiller2012-04-161-1/+2
|
* targets/xvmc-nouveau: fix accidental hardcoded include pathChristoph Bumiller2012-04-151-1/+1
| | | | 5b0cd37324555638661a4a70c2bdf49eeebe876c wasn't meant to be pushed.
* nv50: use correct semantic map value for undefined PointSize outputChristoph Bumiller2012-04-151-7/+8
|
* targets/xvmc-nouveau: add libdrm include pathChristoph Bumiller2012-04-151-0/+2
|
* nv30: init sample_mask to some default value at context creation timeBen Skeggs2012-04-151-0/+1
| | | | Fixes demos/lodbias.
* nv30: fix some sifm transfer issuesBen Skeggs2012-04-151-3/+2
|
* scons: Fix egl-static build due to conflicting symbols.José Fonseca2012-04-151-2/+1
| | | | | | radeonsi and r600 have duplicate symbols, so it's not possible to statically link both. Remove the newcomer, radeonsi, until duplicate symbols are fixed.
* nvc0: add initial support for nve4+ (Kepler) chipsetsChristoph Bumiller2012-04-1528-159/+799
| | | | | | | | | Most things that work on Fermi should work on Kepler too. There are a few performance optimizations left to do, like better placement of texture barriers and adding scheduling data to the shader instructions (without them, a thread group will be masked for 32 cycles after each single instruction issue).
* radeonsi: s/DUAL_SOURCE_BLEND/MAX_DUAL_SOURCE_RENDER_TARGETS/Tom Stellard2012-04-141-1/+1
| | | | Fixes build broken by commit 0d29fb017bce0968240ae875af4b3702c2cd46ef
* nv50/ir/opt: extend handleCVT for nv50's SET u32 to f32 chainChristoph Bumiller2012-04-141-1/+17
|
* nv50/ir: print interpolation modeChristoph Bumiller2012-04-141-0/+22
|
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 20:21:41 +0000