summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* svga: whitespace, formatting fixesBrian Paul2012-08-021-52/+54
* svga: remove unneeded 'struct svga_screen' declarationsBrian Paul2012-08-022-2/+0
* radeonsi: initial VDPAU targetChristian König2012-08-022-0/+54
* radeon/llvm: fix fp immediates on SIChristian König2012-08-021-7/+20
* radeonsi: fix TEX writemaskChristian König2012-08-021-2/+2
* radeonsi: fix shader param and color countChristian König2012-08-021-5/+6
* radeonsi: fix texture loads from sampler > 0Christian König2012-08-021-2/+2
* radeonsi: disable tiling until we fixed all bugsChristian König2012-08-021-0/+2
* scons: Add support for Intel Compiler.Vinson Lee2012-08-011-1/+1
* nv50,nvc0: make resolve sampler objects allow sRGB conversionChristoph Bumiller2012-08-013-12/+25
* Revert "gallium: specify resource_resolve destination via a pipe_surface"Christoph Bumiller2012-08-015-33/+49
* radeon/llvm: fix calculation of max register numberChristian König2012-08-011-1/+1
* radeon/llvm: Add pseudo-support for 64-bit immediate types on SITom Stellard2012-07-312-0/+23
* radeon/llvm: Fix incorrect return value in SelectADDRReg()Tom Stellard2012-07-311-1/+1
* radeon/llvm: Move SMRD IMM pattern before SMRD SGPR patternTom Stellard2012-07-311-7/+6
* gallium/util: Use GCC built-in functions for NaN and infinity.Vinson Lee2012-07-301-0/+5
* radeon/llvm: Cleanup AMDIL.hTom Stellard2012-07-304-91/+26
* radeon/llvm: Rename all AMDIL* classes to AMDGPU*Tom Stellard2012-07-3030-496/+496
* radeon/llvm: Merge AMDILSubtarget into AMDGPUSubtargetTom Stellard2012-07-3025-324/+156
* radeon/llvm: Merge AMDILTargetLowering class into AMDGPUTargetLoweringTom Stellard2012-07-3011-241/+144
* radeon/llvm: Remove IL_cmp DAG nodeTom Stellard2012-07-304-502/+2
* radeon/llvm: Cleanup and reorganize AMDIL .td filesTom Stellard2012-07-3013-2303/+335
* radeon/llvm: Remove lowering code for unsupported featuresTom Stellard2012-07-308-805/+50
* radeon/llvm: Remove AMDILVersion.tdTom Stellard2012-07-302-59/+0
* radeon/llvm: Remove AMDILAlgorithms.tppTom Stellard2012-07-302-94/+19
* radeon/llvm: Merge AMDILInstrInfo.cpp into AMDGPUInstrInfo.cppTom Stellard2012-07-3012-693/+512
* radeon/llvm: Merge AMDILRegisterInfo into AMDGPURegisterInfoTom Stellard2012-07-3012-283/+69
* radeon/llvm: Change the tablegen target from AMDIL to AMDGPUTom Stellard2012-07-3014-107/+119
* radeonsi: fix db and stencil setup v2Christian König2012-07-303-67/+58
* radeonsi: fix stencil op mappingChristian König2012-07-301-40/+34
* radeonsi: fix assertion in si_bind_vs_samplerChristian König2012-07-301-1/+1
* radeonsi: fix shader bindingChristian König2012-07-301-2/+8
* radeonsi: fix dummy export in shaders v2Christian König2012-07-301-0/+19
* radeonsi: fix vertex buffer and elementsChristian König2012-07-304-64/+74
* radeonsi: fix shader size and handlingChristian König2012-07-301-13/+13
* radeonsi: rename r600_resource to si_resourceChristian König2012-07-3015-94/+140
* gallium: specify resource_resolve destination via a pipe_surfaceChristoph Bumiller2012-07-285-49/+33
* nv50: fix depth/stencil multisample memory storage typesChristoph Bumiller2012-07-281-6/+6
* nv50: fix resource_resolve shader start offsetsChristoph Bumiller2012-07-281-2/+2
* r600g: Emit dispatch state for compute directly to the csTom Stellard2012-07-274-69/+60
* r600g: Initialize VGT_PRIMITIVE_TYPE in the start_cs_cmd atomTom Stellard2012-07-271-2/+5
* r600g: Atomize compute shader stateTom Stellard2012-07-274-86/+91
* r600g: Add helper functions for emitting compute SET_CONTEXT packetsTom Stellard2012-07-272-5/+18
* radeon/llvm: Add instruction defs for branches on SITom Stellard2012-07-273-17/+126
* radeon/llvm: Fix VOPC and V_CNDMASK encodingTom Stellard2012-07-274-10/+13
* radeon/llvm: Assert if we try to copy SCC regTom Stellard2012-07-271-0/+6
* radeon/llvm: Add SI DAG optimizations for setcc, select_ccTom Stellard2012-07-272-0/+54
* radeon/llvm: Add support for encoding SI branch instructionsTom Stellard2012-07-271-15/+35
* radeon/llvm: Add special nodes for SALU operations on VCCTom Stellard2012-07-276-1/+89
* radeon/llvm: Add i1 registers for SI.Tom Stellard2012-07-271-0/+2