aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* vl: Enable DRM by default.Bas Nieuwenhuizen2019-06-042-2/+2
* radeonsi/nir: Fix type in bindless address computationConnor Abbott2019-06-041-2/+2
* etnaviv: implement set_active_query_state(..) for hw queriesChristian Gmeiner2019-06-041-1/+10
* iris: Fix SO stride units for DrawTransformFeedbackKenneth Graunke2019-06-032-2/+2
* amd/common: use generated register headerNicolai Hähnle2019-06-0310-11/+7
* amd/common: use SH{0,1}_CU_EN definitions only of COMPUTE_STATIC_THREAD_MGMT_SE0Nicolai Hähnle2019-06-031-5/+5
* amd/common: unify PITCH_GFX6 and PITCH_GFX9Nicolai Hähnle2019-06-032-7/+7
* amd/common: cleanup DATA_FORMAT/NUM_FORMAT field namesNicolai Hähnle2019-06-032-8/+8
* iris: Always reserve binding table space for NIR constantsCaio Marcelo de Oliveira Filho2019-06-032-9/+14
* iris: Print binding tables when INTEL_DEBUG=btCaio Marcelo de Oliveira Filho2019-06-031-0/+53
* iris: Compact binding tablesCaio Marcelo de Oliveira Filho2019-06-033-76/+234
* iris: Create an enum for the surface groupsCaio Marcelo de Oliveira Filho2019-06-033-35/+45
* iris: Handle binding table in the driverCaio Marcelo de Oliveira Filho2019-06-036-121/+232
* iris: Pull brw_nir_analyze_ubo_ranges() call out setup_uniformsCaio Marcelo de Oliveira Filho2019-06-031-3/+10
* freedreno/ir3: fix counting and printing for half registers.Hyunjun Ko2019-06-032-2/+2
* freedreno/ir3: Use output type size to set OUTPUT_REG_HALF_PRECISIONNeil Roberts2019-06-032-6/+2
* radeonsi: init sctx->dma_copy before using itPierre-Eric Pelloux-Prayer2019-06-031-3/+3
* d3dadapter9: Revert to old throttling limit valueAxel Davy2019-06-031-2/+4
* ac: use amdgpu-flat-work-group-sizeMarek Olšák2019-06-031-5/+2
* u_blitter: don't fail mipmap generation for depth formats containing stencilMarek Olšák2019-06-031-1/+2
* etnaviv: drop a bunch of duplicated gallium PIPE_CAP default codeChristian Gmeiner2019-06-031-157/+0
* nir: copy intrinsic type when lowering load input/uniform and store outputJonathan Marek2019-06-031-0/+1
* iris: Drop unused locals from iris_clear.c to avoid warningCaio Marcelo de Oliveira Filho2019-05-311-3/+0
* nir: remove bool lowering from lower_int_to_floatJonathan Marek2019-05-312-0/+3
* nir: add lower_bitshift optionJonathan Marek2019-05-312-0/+2
* freedreno/a6xx: add 'type' to shader state keyRob Clark2019-05-312-0/+2
* freedreno/a6xx: fix GPU crash on small render targetsRob Clark2019-05-311-0/+7
* panfrost: Remove link stage for jobsTomeu Vizoso2019-05-312-68/+54
* panfrost: ci: Switch to kernel 5.2-rc2Tomeu Vizoso2019-05-311-4/+3
* panfrost: ci: Update expectationsTomeu Vizoso2019-05-311-8/+3
* radeonsi/nir: Remove hack for builtinsConnor Abbott2019-05-311-11/+2
* radeonsi/nir: Use correct location for uniform access boundConnor Abbott2019-05-311-1/+1
* radeonsi/nir: Correctly handle double TCS/TES varyingsConnor Abbott2019-05-311-4/+28
* etnaviv: blt: s/TRUE/true && s/FALSE/falseChristian Gmeiner2019-05-311-6/+6
* etnaviv: rs: s/TRUE/true && s/FALSE/falseChristian Gmeiner2019-05-311-8/+8
* swr/rast: Enable ARB_GL_texture_buffer_rangeJan Zielinski2019-05-301-1/+1
* swr/rast: fix 32-bit compilation on LinuxJan Zielinski2019-05-301-65/+0
* iris: Avoid holding the lock while allocating pages.Kenneth Graunke2019-05-301-5/+5
* iris: Move SET_DOMAIN to alloc_fresh_bo()Kenneth Graunke2019-05-301-17/+15
* iris: Be lazy about cleaning up purged BOs in the cache.Kenneth Graunke2019-05-291-17/+1
* iris: Dig through the cache to find a BO in the right memzoneKenneth Graunke2019-05-291-7/+17
* iris: Tidy BO sizing code and commentsKenneth Graunke2019-05-291-12/+5
* iris: Move some field setting after we drop the lock.Kenneth Graunke2019-05-291-13/+13
* iris: Move cached BO allocation into a helper function.Kenneth Graunke2019-05-291-44/+64
* iris: Fall back to fresh allocations of mapping for zero-memset fails.Kenneth Graunke2019-05-291-3/+4
* iris: Move fresh BO allocation into a helper function.Kenneth Graunke2019-05-291-26/+30
* iris: Do SET_TILING at a single point rather than in two places.Kenneth Graunke2019-05-291-20/+20
* iris: Use the BO cache even for coherent buffers on non-LLC.Kenneth Graunke2019-05-291-3/+0
* iris: Fix locking around vma_alloc in iris_bo_create_userptrKenneth Graunke2019-05-291-0/+4
* iris: Fix lock/unlock mismatch for non-LLC coherent BO allocation.Kenneth Graunke2019-05-291-7/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 16:47:01 +0000