aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* meson: Revert commit overriding C++ standard with gnu++11 on ppc64elFrédéric Bonnard2020-06-301-4/+0
* clover: Fix types collision between c++ and altivecFrédéric Bonnard2020-06-301-0/+5
* panfrost: Do fine-grained flushing for occlusion query resultsIcecream952020-06-302-3/+9
* freedreno/a4xx: fix *_NONE enum conversionShawn Guo2020-06-302-8/+8
* radeonsi: add a debug option to enable NGG culling for tessellationMarek Olšák2020-06-304-8/+15
* radeonsi: don't try to enable NGG culling for GSMarek Olšák2020-06-301-1/+2
* radeonsi: always use Wave64 for HS/GS/VS shader stages (except GS fast launch)Marek Olšák2020-06-301-4/+8
* radeonsi: always use Wave32 for GS fast launch, because Wave64 hangsMarek Olšák2020-06-304-6/+19
* radeonsi: fix NGG culling for Wave64Marek Olšák2020-06-304-14/+23
* radeonsi: don't flush in fence_server_syncMarek Olšák2020-06-301-5/+8
* radeonsi: bump SI_NUM_SHADER_BUFFERS to 32Pierre-Eric Pelloux-Prayer2020-06-305-35/+40
* zink: set lower_uadd_carry in nir optionsMike Blumenkrantz2020-06-291-0/+1
* v3d: Fix -Wmaybe-uninitialized compiler warning in the v33 code.Eric Anholt2020-06-291-2/+4
* v3d: Enable PIPE_CAP_TGSI_TEXCOORD.Eric Anholt2020-06-291-0/+1
* vc4: Enable PIPE_CAP_TGSI_TEXCOORD.Eric Anholt2020-06-293-18/+7
* gallium/util: Add a helper function for point sprite handling.Eric Anholt2020-06-291-0/+19
* frontends/va: Handle dynamic resolution/SVC for VP9Satyajit Sahu2020-06-292-6/+16
* gallivm/nir: fix const loading on big endian systemsDave Airlie2020-06-291-1/+1
* rbug: Fix rbug_delete_vs_state lock acquisition.Vinson Lee2020-06-271-1/+1
* v3d: moving v3d simulator to src/broadcomAlejandro Piñeiro2020-06-278-1181/+5
* iris: Implement pipe->texture_subdata directlyKenneth Graunke2020-06-261-1/+79
* freedreno/ir3: disk-cache supportRob Clark2020-06-261-0/+14
* freedreno/ir3: build binning variant at same time as draw variantRob Clark2020-06-261-4/+8
* freedreno/a6xx+ir3: stop generating pointless binning shadersRob Clark2020-06-262-12/+8
* freedreno/ir3: add ir3_compiler_destroy()Rob Clark2020-06-261-1/+4
* freedreno/ir3: move finalize_nir to pscreen hookRob Clark2020-06-266-0/+19
* freedreno/ir3: add ir3_finalize_nir()Rob Clark2020-06-261-1/+1
* zink: use OpFUnordNotEqual for nir_op_fneMike Blumenkrantz2020-06-261-1/+1
* zink: set lower_mul_high and lower_rotate in ntv compiler optionsMike Blumenkrantz2020-06-261-0/+2
* zink: handle isign alu in ntvMike Blumenkrantz2020-06-261-0/+1
* zink: handle ixor in ntvMike Blumenkrantz2020-06-261-0/+1
* zink: lower byte/word extract ops in nirMike Blumenkrantz2020-06-261-0/+2
* zink: add bitfield_reverse handling to ntvMike Blumenkrantz2020-06-261-0/+1
* zink: add ult handling for ntvMike Blumenkrantz2020-06-261-0/+1
* zink: handle signed and unsigned min/max ops in ntvMike Blumenkrantz2020-06-261-0/+4
* panfrost: Add PAN_MESA_DEBUG=gl3 flagIcecream952020-06-261-5/+21
* freedreno/a6xx: use firstIndex fieldConnor Abbott2020-06-261-3/+2
* freedreno: On a5xx+ INDX_SIZE is MAX_INDICESConnor Abbott2020-06-263-14/+14
* freedreno: Share constlen between different stages properlyConnor Abbott2020-06-262-8/+42
* freedreno: Refactor ir3_cache shader compilationConnor Abbott2020-06-261-22/+29
* ir3, freedreno: Round up constlen earlierConnor Abbott2020-06-265-10/+12
* radeonsi: remove tabsMarek Olšák2020-06-269-56/+56
* radeonsi: clear per-context buffers at the end of si_create_contextMarek Olšák2020-06-261-5/+11
* radeonsi: make si_pm4_cmd_begin/end static and simplify all usagesMarek Olšák2020-06-264-15/+8
* radeonsi: disallow adding BOs into si_pm4_state except 1 shader BO per stateMarek Olšák2020-06-264-36/+4
* radeonsi: make wait_mem_scratch unmappableMarek Olšák2020-06-261-1/+4
* radeonsi: don't add the tess ring buffers into the cs_preamble stateMarek Olšák2020-06-262-3/+5
* radeonsi: rename init_config states to cs_preamble statesMarek Olšák2020-06-267-47/+45
* radeonsi: don't add the border color buffer into the init_config stateMarek Olšák2020-06-262-1/+3
* ac,winsys/amdgpu: align IBs the same as the kernelMarek Olšák2020-06-261-11/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-20 05:32:23 +0000