summaryrefslogtreecommitdiffstats
path: root/src/gallium
Commit message (Expand)AuthorAgeFilesLines
* gallivm/ppc64le: allow environmental control of Altivec code generationBen Crocker2017-10-051-8/+24
* gallivm/ppc64le: adjust VSX code generation control.Ben Crocker2017-10-051-7/+30
* gallivm: allow additional llc optionsBen Crocker2017-10-051-0/+23
* gallivm: fix typo in debug_printf messageBen Crocker2017-10-051-1/+1
* st/va: add RGB support to vlVaPutSurfaceLeo Liu2017-10-041-1/+13
* st/va: don't re-allocate interlaced buffer with pakced formatLeo Liu2017-10-041-4/+6
* st/vdpau: don't re-allocate interlaced buffer with packed YUV formatLeo Liu2017-10-041-0/+2
* llvmpipe: silence 'variable may be used uninitialized' warningsBrian Paul2017-10-032-2/+2
* svga: wrap long comments in svga_tgsi_vgpu10.cBrian Paul2017-10-031-4/+6
* svga: tweak pre-VGPU10 rasterization offsetsBrian Paul2017-10-031-17/+7
* svga: if we get nr_samples==1, store nr_samples=0Brian Paul2017-10-031-4/+7
* svga: emit sampler constants only if sampler view existsCharmaine Lee2017-10-031-7/+12
* svga: fix incorrect case in svga_typeless_format()Brian Paul2017-10-031-2/+1
* svga: add typeless switch cases in svga_typeless_format()Brian Paul2017-10-031-0/+10
* svga: Allow sRGB format with PIPE_BIND_DISPLAY_TARGET binding flag on vgpu10.Neha Bhende2017-10-031-2/+7
* etnaviv: Set up unknown GC3000 statesWladimir J. van der Laan2017-10-031-0/+11
* etnaviv: Fix point sprite rendering on GC3000Wladimir J. van der Laan2017-10-031-0/+2
* etnaviv: Add support for DP2 instructionWladimir J. van der Laan2017-10-034-1/+7
* etnaviv: Support opcodes with bit 6 set in assemblerWladimir J. van der Laan2017-10-031-1/+4
* gallium/u_tests: fix ifdef for sync_file fencesGeorge Kyriazis2017-10-031-1/+1
* mesa: Remove force_s3tc_enable driconf variableMatt Turner2017-10-024-5/+0
* gallium: Remove util_format_s3tc_init()Matt Turner2017-10-0214-98/+5
* gallium: Remove util_format_s3tc_enabledMatt Turner2017-10-0214-110/+3
* gallium/u_tests: test sync_file fencesMarek Olšák2017-10-031-0/+101
* freedreno/a5xx: fix missing restore stateRob Clark2017-10-021-0/+3
* swr/rast: do not crash on NULL strings returned by getenvEmil Velikov2017-10-021-1/+2
* freedreno/a5xx: align height to GMEMRob Clark2017-10-021-1/+5
* radeonsi: adjust clip discard based on line width / point sizeNicolai Hähnle2017-10-023-11/+27
* radeonsi: remove si_context::{scissor_enabled,clip_halfz}Nicolai Hähnle2017-10-023-26/+24
* radeonsi: simplify the signature of si_update_vs_writes_viewport_indexNicolai Hähnle2017-10-023-7/+6
* radeonsi: move current_rast_prim into si_contextNicolai Hähnle2017-10-026-15/+11
* radeonsi: move and rename scissor and viewport state and functionsNicolai Hähnle2017-10-0210-182/+184
* radeonsi: remove si_apply_scissor_bug_workaroundNicolai Hähnle2017-10-022-19/+0
* radeonsi: move r600_viewport.c to si_viewport.cNicolai Hähnle2017-10-023-2/+2
* radeonsi: fix maximum advertised point size / line widthNicolai Hähnle2017-10-022-8/+3
* radeonsi: deduce rast_prim correctly for tessellation point modeNicolai Hähnle2017-10-021-3/+6
* radeonsi: don't discard points and linesNicolai Hähnle2017-10-022-2/+26
* radeonsi: move current_rast_prim to r600_common_contextNicolai Hähnle2017-10-025-9/+13
* gallium: add PIPE_FORMAT_R10G10B10X2_UNORMNicolai Hähnle2017-10-024-0/+10
* freedreno: fix PIPE_QUERY_OCCLUSION_PREDICATE_CONSERVATIVERob Clark2017-10-022-4/+5
* radeonsi: fix a regression in integer cube map handlingNicolai Hähnle2017-10-021-8/+26
* amd/common: move ac_build_phi from radeonsiNicolai Hähnle2017-10-021-17/+3
* radeonsi: don't use the template keywordMarek Olšák2017-09-301-7/+7
* gallium/vl: don't use the template keywordMarek Olšák2017-09-301-14/+14
* radeonsi/uvd: clean up si_video_buffer_createBenedikt Schemmer2017-09-301-30/+17
* radeonsi/uvd: fix planar formats broken since f70f6baaa3bb0f8b280ac2eaea69bbMarek Olšák2017-09-301-3/+8
* gallium: add new LOD opcodeRoland Scheidegger2017-09-305-5/+74
* st/va: add dst rect to avoid scale on deintLeo Liu2017-09-291-6/+6
* radeonsi: emit DLDEXP and DFRACEXP TGSI opcodesNicolai Hähnle2017-09-292-1/+26
* radeonsi: emit LDEXP opcodeNicolai Hähnle2017-09-292-1/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 02:21:17 +0000