summaryrefslogtreecommitdiffstats
path: root/src/gallium/winsys
Commit message (Collapse)AuthorAgeFilesLines
* r600g: Silence uninitialized variable warning.Vinson Lee2010-10-081-1/+2
|
* r600g: Silence uninitialized variable warning.Vinson Lee2010-10-081-1/+2
|
* r600g: Silence uninitialized variable warning.Vinson Lee2010-10-081-1/+2
|
* r600g: Remove unnecessary header.Vinson Lee2010-10-081-1/+0
|
* r600g: fix dirty state handlingJerome Glisse2010-10-063-7/+7
| | | | | | Avoid having object ending up in dead list of dirty object. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: avoid segfault due to unintialized list pointerJerome Glisse2010-10-062-7/+9
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: userspace fence to avoid kernel call for testing bo busy statusJerome Glisse2010-10-055-47/+99
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: simplify block relocationJerome Glisse2010-10-052-9/+7
| | | | | | | Since flush rework there could be only one relocation per register in a block. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: use dirty list to track dirty blocksBas Nieuwenhuizen2010-10-053-8/+31
| | | | Got a speed up by tracking the dirty blocks in a seperate list instead of looping through all blocks. This version should work with block that get their dirty state disabled again and I added a dirty check during the flush as some blocks were already dirty.
* r600g: improve bo flushingJerome Glisse2010-10-053-822/+822
| | | | | | | | | Flush read cache before writting register. Track flushing inside of a same cs and avoid reflushing same bo if not necessary. Allmost properly force flush if bo rendered too and then use as a texture in same cs (missing pipeline flush dunno if it's needed or not). Signed-off-by: Jerome Glisse <[email protected]>
* r600g: store reloc information in bo structureJerome Glisse2010-10-052-23/+16
| | | | | | | Allow fast lookup of relocation information & id which was a CPU time consumming operation. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: avoid unneeded bo waitDave Airlie2010-10-051-1/+5
| | | | | | if we know the bo has gone not busy, no need to add another bo wait thanks to Andre (taiu) on irc for pointing this out.
* r600g: drop use_mem_constant.Dave Airlie2010-10-053-3/+0
| | | | since we plan on using dx10 constant buffers everywhere.
* r600g: drop mman allocatorDave Airlie2010-10-053-8/+1
| | | | we don't use this since constant buffers are now being used on all gpus.
* r600g: add bo busy backoff.Dave Airlie2010-10-052-0/+15
| | | | | | When we go to do a lot of bos in one draw like constant bufs we need to avoid bouncing off the busy ioctl, this mitigates by backing off on busy bos for a short amount of times.
* r600g: add bo fenced list.Dave Airlie2010-10-053-0/+43
| | | | | this just keeps a list of bos submitted together, and uses them to decide bo busy state for the whole group.
* r600g: Fix SCons build.Vinson Lee2010-10-041-1/+1
|
* r600g: remove dead label & fix indentationJerome Glisse2010-10-041-11/+9
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: rename radeon_ws_bo to r600_boJerome Glisse2010-10-042-1/+1
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: use r600_bo for relocation argument, simplify codeJerome Glisse2010-10-044-19/+29
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: allow r600_bo to be a sub allocation of a big boJerome Glisse2010-10-042-4/+4
| | | | | | | Add bo offset everywhere needed if r600_bo is ever a sub bo of a bigger bo. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: rename radeon_ws_bo to r600_boJerome Glisse2010-10-044-44/+44
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: TODO domain managementDave Airlie2010-10-041-2/+2
| | | | | no wonder it was slow, the code is deliberately forcing stuff into GTT, we used to have domain management but it seems to have disappeared.
* r600g: fix wwarning in bo_map functionDave Airlie2010-10-041-0/+1
|
* r600g: break out of search for reloc bo after finding it.Dave Airlie2010-10-041-0/+1
| | | | this function was taking quite a lot of pointless CPU.
* r600g: setup basic loop consts on r600 + evergreen.Dave Airlie2010-10-012-0/+42
| | | | this sets up a single loop constant like r600c does.
* r600g: flush SH cache on constant change on evergreenDave Airlie2010-10-011-2/+2
|
* r600g: fix evergreen draw-buffersDave Airlie2010-10-011-1/+1
| | | | just a typo in the register headers.
* r600g: add cb flushing for extra buffers + depth buffer on r600/evergreenDave Airlie2010-10-012-3/+37
|
* r600g: sync vertex/texture cache on resources on evergreenDave Airlie2010-10-011-2/+2
| | | | | this gets rid of lots of the instability on evergreen, which isn't surprising since it really broken not to flush caches.
* r600g: add reloc for evergreen color attribDave Airlie2010-10-011-12/+12
| | | | we'll need this for color tiling on evergreen.
* r600g: add winsys support for CTL constants.Dave Airlie2010-10-013-0/+22
| | | | | These need to be emitted, we also need them to do proper vtx start, instead of abusing index offset.
* r600g: use Elements macro instead of manual sizeofsDave Airlie2010-10-012-10/+12
|
* r600g: keep a mapping around for each boJohn Doe2010-09-302-51/+54
| | | | | | Save a lot of call into the kernel and thus improve performances. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: don't double count dirty blockJohn Doe2010-09-303-26/+42
| | | | | | | This avoid to overcount the number of dwords we need and thus avoid maximazation of cs buffer use. Signed-off-by: Jerome Glisse <[email protected]
* evergreeng: avoid overlapping border color btw VS & PSJerome Glisse2010-09-301-2/+2
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: use constant buffer instead of register for constantJerome Glisse2010-09-302-29/+10
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* gallium/winsys: remove duplicated includeNicolas Kaiser2010-09-301-1/+0
| | | | | | Remove duplicated include. Signed-off-by: Brian Paul <[email protected]>
* r600g: clean up some code from move to new paths.Dave Airlie2010-09-302-9/+2
| | | | mainly remove 2 suffix from function names
* r600g: Fix SCons build.Vinson Lee2010-09-291-5/+5
|
* r600g: more cleanupJerome Glisse2010-09-294-6/+30
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: Update SConscript.Vinson Lee2010-09-291-6/+6
| | | | Fixes SCons build.
* r600g: cleanupJerome Glisse2010-09-299-190/+100
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: delete old pathJerome Glisse2010-09-2911-2557/+153
| | | | | | Lot of clean can now happen. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: use a hash table instead of groupJerome Glisse2010-09-294-1028/+1001
| | | | | | | | Instead of creating group of register use a hash table to lookup into which block each register belongs. This simplify code a bit. Signed-off-by: Jerome Glisse <[email protected]
* r600g: move radeon.h members around to add back map flushing.Dave Airlie2010-09-293-4/+8
|
* r600g: suspend/resume occlusion query around clear/copyJerome Glisse2010-09-281-5/+2
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: fix occlusion query after change to block structureJerome Glisse2010-09-271-3/+3
| | | | | | | block->reg point to register value not block->pm4 which point to packet. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: fix pointsprite & resource unbindingJerome Glisse2010-09-272-14/+40
| | | | | | | | | | When asking to bind NULL resource assume it's unbinding so free resource and unreference assoicated buffer. Also fix pointsprite parameter. Fix glsl-fs-pointcoord & fp-fragment-position Signed-off-by: Jerome Glisse <[email protected]>
* r600g: build packet header onceJerome Glisse2010-09-272-85/+160
| | | | | | | | Build packet header once and allow to add fake register support so we can handle things like indexed set of register (evergreen sampler border registers for instance. Signed-off-by: Jerome Glisse <[email protected]>
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-29 16:53:35 +0000