summaryrefslogtreecommitdiffstats
path: root/src/gallium/winsys
Commit message (Expand)AuthorAgeFilesLines
* winsys/amdgpu: addrlib - port a Fiji bug fixSonny Jiang2015-12-072-1/+46
* winsys/amdgpu: addrlib - port Checks mip 0 for czDispCompatibleSonny Jiang2015-12-072-2/+5
* winsys/amdgpu: addrlib - port fix error for workaround for 1D tilingSonny Jiang2015-12-071-1/+1
* winsys/amdgpu: Make use of ARRAY_SIZE macroEdward O'Callaghan2015-12-061-4/+2
* winsys/radeon: Use CPU page size instead of hardcoding 4096 bytes v3Michel Dänzer2015-11-091-11/+19
* virgl: wrap ret assignment with braces to do correct thingDave Airlie2015-11-082-2/+2
* virgl/vtest: fix extra mallocDave Airlie2015-10-311-1/+1
* gallium/swrast: fixup build breakage and warningsDave Airlie2015-10-316-1/+6
* gallium/swrast: fix front buffer blitting. (v2)Dave Airlie2015-10-311-0/+15
* winsys/virgl: rework line wrapping/indentEmil Velikov2015-10-304-92/+124
* virgl: unwrap the includesEmil Velikov2015-10-306-26/+27
* winsys/virgl: remove temporary ret variableEmil Velikov2015-10-301-9/+3
* winsys/virgl: always memset prior to ioctlEmil Velikov2015-10-301-4/+8
* winsys/virgl: use MALLOC to match FREEEmil Velikov2015-10-301-1/+1
* winsys/virgl: remove calloc/malloc castsEmil Velikov2015-10-302-5/+3
* winsys/virgl: throw in some inline wrappersEmil Velikov2015-10-304-10/+40
* winsys/virgl/drm: drop unneeded forward declarationEmil Velikov2015-10-301-2/+0
* virgl: move virgl_hw.h into the driver dirEmil Velikov2015-10-306-291/+2
* virgl: straighten the includes confusionEmil Velikov2015-10-303-5/+5
* virgl: remove the _FILE_OFFSET_BITS definesEmil Velikov2015-10-303-7/+0
* winsys/virgl/drm: add all files to the tarballEmil Velikov2015-10-301-1/+5
* winsys/virgl/vtest: list all files in Makefile.sourcesEmil Velikov2015-10-301-1/+4
* virgl: fix drm.h include pathEmil Velikov2015-10-301-1/+1
* winsys/amdgpu: remove the dcc_enable surface flagMarek Olšák2015-10-271-7/+6
* radeonsi: Allocate buffers for DCC.Bas Nieuwenhuizen2015-10-241-5/+42
* radeonsi: add support for Stoney asics (v3)Samuel Li2015-10-232-3/+11
* virgl/vtest: add vtest driverDave Airlie2015-10-237-0/+1227
* virgl: add driver for virtio-gpu 3D (v2)Dave Airlie2015-10-237-0/+1377
* svga: Condition preemptive flush on draw emissionSinclair Yeh2015-10-221-5/+10
* winsys/radeon: implement cs_get_buffer_listMarek Olšák2015-10-033-22/+47
* winsys/amdgpu: add winsys function cs_get_buffer_listMarek Olšák2015-10-032-0/+20
* gallium/radeon: stop using "reloc" in a few placesMarek Olšák2015-10-034-53/+53
* gallium/radeon: tell the winsys the exact resource binding typesMarek Olšák2015-10-032-9/+10
* freedreno: one screen to rule them allRob Clark2015-09-161-4/+113
* winsys/svga: remove useless assertionBrian Paul2015-09-101-1/+0
* winsys/amdgpu: calculate the maximum number of compute unitsMarek Olšák2015-09-101-2/+13
* winsys/radeon: remove exported buffers from the cacheMarek Olšák2015-09-031-0/+3
* winsys/amdgpu: remove exported buffers from the cacheMarek Olšák2015-09-031-0/+3
* svga/winsys: Add support for VGPU10Brian Paul2015-09-0219-119/+362
* winsys/svga: add new vmw_query.c[h] filesBrian Paul2015-09-023-1/+214
* winsys/radeon: add a flag telling how gfx IBs should be paddedMarek Olšák2015-09-012-6/+9
* winsys/amdgpu: remove IB padding for SIMarek Olšák2015-09-011-17/+5
* winsys/amdgpu: use small IBs for better performance on VIMarek Olšák2015-09-011-7/+9
* winsys/radeon: handle non-zero finite timeout when waiting for buffersMarek Olšák2015-08-292-38/+41
* gallium/radeon: read_registers should return bool meaning success or failureMarek Olšák2015-08-262-5/+7
* gallium: add flags parameter to pipe_screen::context_createMarek Olšák2015-08-261-1/+1
* Revert "radeon/winsys: increase the IB size for VM"Marek Olšák2015-08-234-17/+6
* winsys/sw/kms-dri: don't attempt to bundle the sconscriptEmil Velikov2015-08-221-2/+0
* winsys/amdgpu: automake: remove missing headersEmil Velikov2015-08-221-2/+0
* android: fix cflags and includes for amdgpu winsysMauro Rossi2015-08-221-0/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 00:16:47 +0000