summaryrefslogtreecommitdiffstats
path: root/src/gallium/winsys/amdgpu
Commit message (Expand)AuthorAgeFilesLines
* winsys/amdgpu: use 128KB BOs for suballocations of up to 64KB BOsMarek Olšák2017-07-042-3/+5
* gallium/radeon: add radeon_winsys::buffer_is_suballocatedMarek Olšák2017-07-041-0/+8
* gallium/radeon: clean up pb_cache bucket/usage determinationMarek Olšák2017-07-041-16/+5
* gallium/radeon: enable suballocations for VRAM with no CPU accessMarek Olšák2017-07-041-0/+3
* gallium/radeon: clean up (domain, flags) <-> (slab heap) translationsMarek Olšák2017-07-042-37/+8
* gallium/radeon: remove RADEON_FLAG_CPU_ACCESSMarek Olšák2017-07-042-10/+2
* gallium/radeon: disallow exports of sparse and suballocated BOsMarek Olšák2017-07-041-4/+3
* gallium/radeon: rename RADEON_FLAG_HANDLE -> RADEON_FLAG_NO_SUBALLOCMarek Olšák2017-07-041-3/+3
* radeonsi: add a HUD query for getting an average GFX BO list sizeMarek Olšák2017-07-043-0/+6
* gallium/radeon: pass create_screen flags to r600_common_screen_initMarek Olšák2017-06-232-4/+7
* winsys/amdgpu: fix a deadlock when waiting for submission_in_progressMarek Olšák2017-06-202-16/+43
* radeonsi: Use libdrm to get chipset nameSamuel Li2017-06-071-0/+8
* util/u_queue: add an option to set the minimum thread priorityMarek Olšák2017-06-071-1/+1
* winsys/amdgpu: add vcn dec cs supportLeo Liu2017-05-251-1/+10
* winsys/amdgpu: align VA allocations to fragment size v2Christian König2017-05-241-0/+2
* gallium/radeon: pipe AMDGPU_INFO_NUM_VRAM_CPU_PAGE_FAULTS into gallium HUDMarek Olšák2017-05-231-0/+7
* ac_surface: use radeon_info from ac_gpu_infoNicolai Hähnle2017-05-182-6/+2
* ac/radeonsi: move radeon_info initialization to amd/commonNicolai Hähnle2017-05-182-238/+4
* ac/radeonsi: move some aspects of sanity checking to ac_surfaceNicolai Hähnle2017-05-181-16/+0
* ac/radeonsi: add ac_compute_surface to automatically switch gfx6 vs. gfx9Nicolai Hähnle2017-05-181-4/+1
* ac/radeonsi: move the bulk of gfx9_surface_init to ac_surfaceNicolai Hähnle2017-05-181-415/+10
* ac/radeonsi: move the bulk of gfx6_surface_init to ac_surfaceNicolai Hähnle2017-05-181-411/+16
* ac/radeonsi: move amdgpu_addr_create to ac_surfaceNicolai Hähnle2017-05-183-165/+1
* radeonsi/gfx9: add support for RavenMarek Olšák2017-05-151-0/+4
* Android: rework LLVM build supportRob Herring2017-05-111-0/+2
* Android: push driver build details to driver makefilesRob Herring2017-05-111-0/+5
* Android: amd: use exported include dirs instead of explicit includesRob Herring2017-05-111-6/+1
* winsys/amdgpu: fix Polaris12 (RX 550) breakageMarek Olšák2017-05-051-0/+1
* winsys/amdgpu: init buffer_indices_hashlist with memset()Samuel Pitoiset2017-04-171-8/+2
* winsys/amdgpu: simplify amdgpu_cs_add_buffer() a bitSamuel Pitoiset2017-04-171-4/+3
* gallium/radeon: add HUD queries for GPU temperature and clocksSamuel Pitoiset2017-04-101-1/+6
* winsys/amdgpu: sparse buffer debugging helpersNicolai Hähnle2017-04-051-0/+61
* winsys/amdgpu: take fences when freeing a backing bufferNicolai Hähnle2017-04-051-3/+11
* winsys/amdgpu: add sparse buffers to CSNicolai Hähnle2017-04-052-16/+140
* winsys/amdgpu: sparse buffer creation / destruction / commitmentNicolai Hähnle2017-04-051-1/+400
* winsys/amdgpu: add sparse buffer data structuresNicolai Hähnle2017-04-052-1/+46
* winsys/amdgpu: extend amdgpu_add_fence to allow adding multiple fencesNicolai Hähnle2017-04-052-11/+27
* winsys/amdgpu: build handles and flags list late on submit threadNicolai Hähnle2017-04-052-17/+28
* winsys/amdgpu: share common code in amdgpu_add_fence_dependenciesNicolai Hähnle2017-04-051-21/+17
* winsys/amdgpu: extract amdgpu_do_add_real_bufferNicolai Hähnle2017-04-051-8/+18
* radeonsi/gfx9: fix and enable single-sample CMASK fast clearMarek Olšák2017-03-311-0/+7
* radeonsi/gfx9: fix and enable MSAA compressionMarek Olšák2017-03-311-1/+1
* radeonsi/gfx9: fix linear mipmap CPU accessMarek Olšák2017-03-311-1/+1
* winsys/amdgpu: remove AMDGPU_INFO_NUM_EVICTIONSSamuel Pitoiset2017-03-301-4/+0
* winsys/surface: add height pitch for gfx9Leo Liu2017-03-301-0/+1
* winsys/amdgpu: set/get BO tiling flags for GFX9Marek Olšák2017-03-301-2/+4
* radeonsi/gfx9: add radeon_surf.gfx9.surf_offsetMarek Olšák2017-03-301-0/+1
* radeonsi/gfx9: add a workaround for 1D depth texturesMarek Olšák2017-03-301-7/+5
* gallium/radeon: move pre-GFX9 radeon_bo_metadata.* to u.legacy.*Marek Olšák2017-03-301-34/+40
* winsys/amdgpu: set num_tile_pipes, pipe_interleave_bytes for GFX9Marek Olšák2017-03-301-2/+11
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 10:38:42 +0000