summaryrefslogtreecommitdiffstats
path: root/src/gallium/targets/dri-r600
Commit message (Collapse)AuthorAgeFilesLines
* r600g: more cleanupJerome Glisse2010-09-291-27/+2
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: switch to new designJerome Glisse2010-09-281-1/+1
| | | | | | | | New design seems to be on parity according to piglit, make it default to get more exposure and see if there is any show stopper in the coming days. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: set back to correct codepaths.Dave Airlie2010-09-211-1/+1
| | | | Jerome please use git diff and git show before pushing.
* r600g: add back reference check when mapping bufferJerome Glisse2010-09-201-1/+1
| | | | Signed-off-by: Jerome Glisse <[email protected]>
* r600g: alternative command stream building from contextJerome Glisse2010-09-171-0/+23
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Winsys context build a list of register block a register block is a set of consecutive register that will be emited together in the same pm4 packet (the various r600_block* are there to provide basic grouping that try to take advantage of states that are linked together) Some consecutive register are emited each in a different block, for instance the various cb[0-7]_base. At winsys context creation, the list of block is created & an index into the list of block. So to find into which block a register is in you simply use the register offset and lookup the block index. Block are grouped together into group which are the various pkt3 group of config, context, resource, Pipe state build a list of register each state want to modify, beside register value it also give a register mask so only subpart of a register can be updated by a given pipe state (the oring is in the winsys) There is no prebuild register list or define for each pipe state. Once pipe state are built they are bound to the winsys context. Each of this functions will go through the list of register and will find into which block each reg falls and will update the value of the block with proper masking (vs/ps resource/constant are specialized variant with somewhat limited capabilities). Each block modified by r600_context_pipe_state_set* is marked as dirty and we update a count of dwords needed to emit all dirty state so far. r600_context_pipe_state_set* should be call only when pipe context change some of the state (thus when pipe bind state or set state) Then to draw primitive you make a call to r600_context_draw void r600_context_draw(struct r600_context *ctx, struct r600_draw *draw) It will check if there is enough dwords in current cs buffer and if not will flush. Once there is enough room it will copy packet from dirty block and then add the draw packet3 to initiate the draw. The flush will send the current cs, reset the count of dwords to 0 and remark all states that are enabled as dirty and recompute the number of dwords needed to send the current context. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: avoid dynamic allocation of statesJerome Glisse2010-09-011-2/+2
| | | | | | | | | | | Make state statically allocated, this kills a bunch of code and avoid intensive use of malloc/free. There is still a lot of useless duplicate function wrapping that can be kill. This doesn't improve yet performance, needs to avoid memcpy states in radeon_ctx_set_draw and to avoid rebuilding vs_resources, dsa, scissor, cb_cntl, ... states at each draw command. Signed-off-by: Jerome Glisse <[email protected]>
* r600g: drop libdrm_radeon linkDave Airlie2010-08-171-1/+1
|
* scons: Fix r600g build.Vinson Lee2010-08-141-1/+1
|
* Revert "r600g: don't use dynamic state allocation for states"Jerome Glisse2010-08-061-2/+2
| | | | | | | | | | | This reverts commit 9c949d4a4dd43b7889e13bdf683bcf211f049ced. Conflicts: src/gallium/drivers/r600/r600_context.h src/gallium/drivers/r600/r600_draw.c src/gallium/drivers/r600/r600_shader.c src/gallium/drivers/r600/r600_state.c
* r600g: don't use dynamic state allocation for statesJerome Glisse2010-08-051-2/+2
| | | | | | | | | | Simplify state handly by avoiding state allocation. Next step is to allocate once for all context packet buffer and then avoid rebuilding pm4 packet each time (through use of combined crc) this would also avoid number of memcpy. Signed-off-by: Jerome Glisse <[email protected]>
* gallium: Use debugging helper in all drm targetsJakob Bornecrantz2010-06-243-0/+8
|
* r600g: Move bootstrap code to targetJakob Bornecrantz2010-06-241-2/+21
|
* gallium: Make all drm drivers use the new drm compat helperJakob Bornecrantz2010-06-064-1/+6
|
* r600g: fix buildMarek Olšák2010-05-292-0/+2
|
* r600g: Integrate into buildJakob Bornecrantz2010-05-271-1/+1
| | | | Signed-off-by: Jakob Bornecrantz <[email protected]>
* r600g: adapt to latest interfaces changesMarek Olšák2010-05-273-0/+47
- Wrapped the buffer and texture create/destroy/transfer/... functions using u_resource, which is then used to implement the resource functions. - Implemented texture transfers. I left the buffer and texture transfers separate because one day we'll need a special codepath for textures. - Added index_bias to the draw_*elements functions. - Removed nonexistent *REP and *FOR instructions. - Some pipe formats have changed channel ordering, so I've removed/fixed nonexistent ones. - Added stubs for create/set/destroy sampler views. - Added a naive implementation of vertex elements state (new CSO). - Reworked {texture,buffer}_{from,to}_handle. - Reorganized winsys files, removed dri,egl,python directories. - Added a new build target dri-r600.