aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* nvc0: Enable compute support for PascalBoyan Ding2017-04-273-4/+7
* nvc0: Add new launch descriptor format for GP100Boyan Ding2017-04-272-34/+197
* nvc0: Fix index of unk fields in nve4_cp_launch_descBoyan Ding2017-04-271-2/+2
* nouveau: Fix indentation of maxwell compute class definitionsBoyan Ding2017-04-271-2/+2
* radeonsi/ac: move vertex export remove to common code.Dave Airlie2017-04-273-163/+14
* svga: fix vertex buffer binding issueBrian Paul2017-04-261-2/+29
* svga: Removed the unused label 'done' in svga_validate_surface_view()Charmaine Lee2017-04-261-1/+0
* svga: use the winsys interface to invalidate surfaceCharmaine Lee2017-04-261-5/+1
* svga: fix format for screen targetCharmaine Lee2017-04-261-0/+26
* svga: cache the backing surface handle in the texture objectCharmaine Lee2017-04-265-10/+57
* svga: Update the backing resource only if neededCharmaine Lee2017-04-262-3/+14
* svga: Set the surface dirty bit for the right surface viewCharmaine Lee2017-04-261-5/+19
* svga: Move rendertarget view related fields to hw_clear stateCharmaine Lee2017-04-264-17/+18
* svga: Move setting the rendered_to flags to framebuffer emit timeCharmaine Lee2017-04-262-18/+28
* svga: add const qualifiers on svga_check_sampler_view_resource_collision()Brian Paul2017-04-262-4/+4
* svga: improve surface view debug messagesBrian Paul2017-04-261-4/+5
* svga: add DEBUG_SAMPLERSBrian Paul2017-04-263-1/+4
* svga: fail screen creation if HW version is too oldBrian Paul2017-04-261-0/+7
* nv50,nvc0: disable the TGSI merge registers passSamuel Pitoiset2017-04-262-2/+4
* radeonsi: disable the TGSI merge registers passSamuel Pitoiset2017-04-261-1/+1
* gallium: add PIPE_SHADER_CAP_TGSI_SKIP_MERGE_REGISTERSSamuel Pitoiset2017-04-2611-0/+15
* radeonsi: use unsynchronized transfers for shader binary uploadsSamuel Pitoiset2017-04-261-1/+2
* radeonsi: turn si_shader_key::mono into a non-unionMarek Olšák2017-04-263-15/+11
* radeonsi: adjust ESGS ring buffer size computation on VIMarek Olšák2017-04-261-1/+4
* radeonsi/gfx9: don't set deprecated field PARTIAL_ES_WAVE_ONMarek Olšák2017-04-261-2/+3
* radeonsi/gfx9: set MAX_PRIMGRP_IN_WAVE in the correct registerMarek Olšák2017-04-262-1/+5
* radeonsi/gfx9: add a workaround for viewing a slice of 3D as a 2D imageMarek Olšák2017-04-261-8/+22
* radeonsi/gfx9: fix 1D array shader imagesMarek Olšák2017-04-261-0/+1
* radeonsi/gfx9: fix most things wrong with shader imagesMarek Olšák2017-04-262-12/+24
* radeonsi/gfx9: fix texture buffer objects and image buffers with IDXEN==0Marek Olšák2017-04-261-1/+34
* ddebug: implement get_query_result_resourceMarek Olšák2017-04-251-0/+16
* trace: don't trace resource_destroyMarek Olšák2017-04-251-7/+4
* freedreno/a5xx: hack for r8g8b8a8_snormRob Clark2017-04-231-1/+1
* freedreno/a5xx: rgtc formatsRob Clark2017-04-232-8/+12
* etnaviv: Supertiled texture support on gc3000Wladimir J. van der Laan2017-04-222-8/+11
* etnaviv: etnaviv_fence: Simplify the return code logicFabio Estevam2017-04-221-4/+2
* freedreno/a5xx: occlusion queryRob Clark2017-04-224-3/+140
* freedreno: drop ring arg from _set_stage()Rob Clark2017-04-227-17/+13
* freedreno: update generated headersRob Clark2017-04-226-12/+25
* freedreno: add support for hw accumulating queriesRob Clark2017-04-228-33/+384
* freedreno: a bit of query refactorRob Clark2017-04-224-40/+40
* freedreno: make hw-query a helperRob Clark2017-04-2213-16/+57
* nvc0: Add support for setting viewport index/layer from VS/TESIlia Mirkin2017-04-204-7/+27
* nvc0/ir: Only store viewport in scratch register for GPLyude2017-04-201-0/+1
* gallium: fold u_trim_pipe_prim call from st/mesa to driversMarek Olšák2017-04-208-0/+38
* swr: simd16 vs workTim Rowley2017-04-191-5/+25
* r600g: update dirty_level_mask after the 1-st draw after FB changeConstantine Kharlamov2017-04-194-18/+26
* freedreno: refactor dirty state handlingRob Clark2017-04-1819-101/+119
* freedreno: move clear path dirty state hack to a2xx backendRob Clark2017-04-182-9/+9
* freedreno/ir3: split out per-stage emit_consts fxnsRob Clark2017-04-185-21/+41
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-11 10:10:08 +0000