index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
/
drivers
Commit message (
Expand
)
Author
Age
Files
Lines
*
vc4: Try to schedule QIR instructions between writing to and reading math.
Eric Anholt
2016-11-30
1
-0
/
+22
*
vc4: Improve interleaving of texture coordinates vs results.
Eric Anholt
2016-11-30
1
-3
/
+3
*
vc4: Fix stray "." on no-op MUL packs.
Eric Anholt
2016-11-30
1
-6
/
+6
*
vc4: Allow merging instructions with SF set where the other writes NOP.
Eric Anholt
2016-11-30
1
-0
/
+1
*
vc4: In a loop break/continue, jump if everyone has taken the path.
Eric Anholt
2016-11-30
1
-10
/
+17
*
swr: add streamout buffer offset into pBuffer pointer
Ilia Mirkin
2016-11-30
1
-2
/
+3
*
swr: fix assertion for max number of so targets
Ilia Mirkin
2016-11-30
1
-1
/
+1
*
swr: properly report max number of SO components
Ilia Mirkin
2016-11-30
1
-1
/
+1
*
swr: turn off queries around blits
Ilia Mirkin
2016-11-30
1
-1
/
+9
*
swr: don't advertise stream pause/resume
Ilia Mirkin
2016-11-30
1
-1
/
+1
*
swr: fix range computation for instanced client-side arrays
Ilia Mirkin
2016-11-30
2
-24
/
+52
*
swr: [rasterizer memory] assert when trying to convert an unknown format
Ilia Mirkin
2016-11-30
1
-0
/
+1
*
swr: remove warning about multi-layer surfaces
Ilia Mirkin
2016-11-30
1
-4
/
+0
*
swr: [rasterizer core] don't attempt to load another RTAI when storing
Ilia Mirkin
2016-11-30
1
-1
/
+1
*
radeonsi: apply the double EVENT_WRITE_EOP workaround to VI as well
Marek Olšák
2016-12-01
1
-2
/
+4
*
radeonsi: add a tess+GS hang workaround for VI dGPUs
Marek Olšák
2016-12-01
1
-2
/
+10
*
radeonsi: don't apply the Z export bug workaround to Hainan
Marek Olšák
2016-12-01
1
-2
/
+3
*
radeonsi: apply a tessellation bug workaround for SI
Marek Olšák
2016-12-01
1
-0
/
+7
*
radeonsi: apply a TC L1 write corruption workaround for SI
Marek Olšák
2016-12-01
1
-11
/
+23
*
radeonsi: apply a multi-wave workgroup SPI bug workaround to affected CIK chips
Marek Olšák
2016-12-01
4
-4
/
+29
*
radeonsi: consolidate max-work-group-size computation
Marek Olšák
2016-12-01
1
-24
/
+19
*
freedreno/a5xx: fix negative branches
Rob Clark
2016-11-30
2
-1
/
+6
*
freedreno: fix android build with a5xx
Rob Clark
2016-11-30
1
-0
/
+1
*
freedreno/a5xx: fix discard
Rob Clark
2016-11-30
1
-3
/
+4
*
freedreno/a5xx: initial support
Rob Clark
2016-11-30
33
-17
/
+4470
*
freedreno: update generated headers
Rob Clark
2016-11-30
10
-100
/
+4125
*
freedreno: make gmem tile size alignment configurable
Rob Clark
2016-11-30
3
-8
/
+17
*
freedreno/ir3: don't offset inloc by 8
Rob Clark
2016-11-30
4
-27
/
+15
*
freedreno/a3xx: use new shader linkage helper
Rob Clark
2016-11-30
1
-27
/
+16
*
freedreno/a4xx: use new shader linkage helper
Rob Clark
2016-11-30
1
-27
/
+16
*
freedreno/ir3: add new helper for shader linkage
Rob Clark
2016-11-30
1
-0
/
+47
*
gallium: add PIPE_CAP_TGSI_CAN_READ_OUTPUTS
Nicolai Hähnle
2016-11-30
15
-0
/
+15
*
swr: [rasterizer jit] use signed integer representation for logic op
Ilia Mirkin
2016-11-29
1
-5
/
+12
*
swr: add missing rgbx8_srgb variant
Ilia Mirkin
2016-11-29
1
-0
/
+1
*
swr: reorder renderable formats, add grouping comments
Ilia Mirkin
2016-11-29
1
-65
/
+87
*
swr: use util_copy_framebuffer_state helper
Ilia Mirkin
2016-11-29
1
-12
/
+1
*
swr: enable cubemap arrays
Ilia Mirkin
2016-11-29
1
-1
/
+1
*
swr: rearrange caps into limits/supported/unsupported groups
Ilia Mirkin
2016-11-29
1
-129
/
+84
*
swr: only store up to the LOD size
Ilia Mirkin
2016-11-29
1
-1
/
+3
*
swr: [rasterizer common] add SwrTrace() and macros
Tim Rowley
2016-11-29
2
-15
/
+95
*
radeonsi: don't fetch 8 dwords for samplerBuffer and imageBuffer
Marek Olšák
2016-11-29
1
-51
/
+43
*
radeonsi: disable XNACK to free 2 SGPRs on APUs
Marek Olšák
2016-11-29
1
-1
/
+1
*
radeonsi: count and report temp arrays in scratch separately
Marek Olšák
2016-11-29
2
-4
/
+40
*
radeonsi: don't try to eliminate trivial VS outputs for PS and CS
Marek Olšák
2016-11-29
1
-1
/
+4
*
radeonsi: disable RB+ blend optimizations for dual source blending
Marek Olšák
2016-11-29
1
-0
/
+11
*
radeonsi: set CB_BLEND1_CONTROL.ENABLE for dual source blending
Marek Olšák
2016-11-29
1
-0
/
+4
*
radeonsi: always set all blend registers
Marek Olšák
2016-11-29
1
-5
/
+5
*
radeonsi: set the smallest possible CB_TARGET_MASK
Marek Olšák
2016-11-29
1
-5
/
+5
*
radeonsi: don't print bodies of header-only packets
Marek Olšák
2016-11-29
1
-0
/
+4
*
radeonsi: print unknown registers with correct formatting
Marek Olšák
2016-11-29
1
-1
/
+2
[next]