summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* freedreno/ir3: add debug flag to disable cpRob Clark2014-10-204-1/+10
* freedreno: positions come out as integers, not half-integersIlia Mirkin2014-10-201-2/+2
* freedreno/a3xx: disable early-z when we have kill'sRob Clark2014-10-203-0/+10
* freedreno/ir3: fix potential gpu lockup with killRob Clark2014-10-204-2/+61
* freedreno/ir3: comment + better fxn nameRob Clark2014-10-201-3/+5
* freedreno/a3xx: only emit dirty constsRob Clark2014-10-202-5/+9
* freedreno/a3xx: more layer/level fixesRob Clark2014-10-203-8/+14
* vc4: Translate 4-byte index buffers to 2 bytes.Eric Anholt2014-10-194-10/+92
* vc4: Add support for rebasing texture levels so firstlevel == 0.Eric Anholt2014-10-195-3/+83
* vc4: Apply a Newton-Raphson step to improve RSQEric Anholt2014-10-181-2/+20
* vc4: Apply a Newton-Raphson step to improve RCP.Eric Anholt2014-10-181-1/+17
* vc4: Add a little bit more packet parsing to make dump reading easier.Eric Anholt2014-10-181-19/+114
* vc4: Make some assertions about how many flushes/EOFs the simulator sees.Eric Anholt2014-10-174-9/+26
* vc4: Fix accidental dropping of the low bits of the store tilebuffer packet.Eric Anholt2014-10-171-3/+5
* vc4: Set the primitive list format at the start of rendering.Eric Anholt2014-10-172-0/+15
* vc4: Replace the FLUSH_ALL with FLUSH.Eric Anholt2014-10-171-1/+3
* vc4: Add some comments about state management.Eric Anholt2014-10-172-0/+11
* vc4: Make sure there's exactly 1 tile store per tile coords packet.Eric Anholt2014-10-171-15/+64
* vc4: correctly include the source filesEmil Velikov2014-10-162-3/+1
* freedreno/ir3: large const supportRob Clark2014-10-155-13/+33
* freedreno: update generated headersRob Clark2014-10-154-5/+10
* freedreno: fix layer_strideRob Clark2014-10-151-1/+1
* freedreno: inline fd_draw_emit()Rob Clark2014-10-152-49/+47
* freedreno/ir3: optimize shader key comparisionRob Clark2014-10-155-40/+79
* freedreno/a3xx: refactor/optimize emitRob Clark2014-10-157-83/+125
* freedreno/a3xx: refactor vertex state emitRob Clark2014-10-1511-79/+83
* vc4: Fix the uniform debug output.Eric Anholt2014-10-151-1/+1
* vc4: Add support for user clip plane and gl_ClipVertex.Eric Anholt2014-10-155-4/+91
* vc4: Move the output semantics setup to a helper.Eric Anholt2014-10-151-16/+28
* r600g,radeonsi: Only set use_staging_texture = TRUE onceMichel Dänzer2014-10-151-8/+5
* r600g,radeonsi: Use staging texture for transfers if any miplevel is tiledMichel Dänzer2014-10-151-1/+1
* freedreno: use tgsi_loweringRob Clark2014-10-148-1673/+6
* r300/compiler: remove useless checkDavid Heidelberger2014-10-141-5/+2
* automake: explicitly set TARGET_RADEON_{WINSYS,COMMON}Emil Velikov2014-10-143-5/+5
* vc4: Fix render target NPOT alignment at small miplevels.Eric Anholt2014-10-141-3/+12
* vc4: Add support for having 0 vertex elements used.Eric Anholt2014-10-142-6/+47
* ilo: clear writer pointer after unmappingChia-I Wu2014-10-141-0/+1
* vc4: Write the VPM read setup multiple times to queue all the inputs.Eric Anholt2014-10-131-3/+18
* vc4: Add support for the TXL opcode.Eric Anholt2014-10-131-5/+15
* vc4: Improve the accuracy of SIN and COS.Eric Anholt2014-10-131-11/+17
* vc4: Match VS outputs to FS inputs.Eric Anholt2014-10-133-18/+135
* vc4: Add support for the CEIL opcode.Eric Anholt2014-10-131-0/+22
* vc4: Add support for the SSG opcode.Eric Anholt2014-10-131-0/+12
* r600g: Implement GL_ARB_sample_shadingGlenn Kennard2014-10-1210-119/+383
* radeonsi: use tgsi_shader_info in si_llvm_emit_fs_epilogueMarek Olšák2014-10-121-71/+61
* radeonsi: remove si_shader_output_values::indexMarek Olšák2014-10-121-17/+6
* radeonsi: use tgsi_shader_info in si_llvm_emit_vs_epilogueMarek Olšák2014-10-121-26/+13
* radeonsi: remove shader->input[] and output[] arrays and dependenciesMarek Olšák2014-10-123-89/+2
* radeonsi: move param_offset out of shader->input[] and output[]Marek Olšák2014-10-123-7/+10
* radeonsi: use tgsi_shader_info to get a list of GS outputsMarek Olšák2014-10-122-14/+12