summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3/nir: UBO supportRob Clark2015-04-172-0/+52
* freedreno/ir3: move out helperRob Clark2015-04-172-24/+23
* freedreno/a4xx: sysvals and UBOsRob Clark2015-04-173-24/+56
* radeonsi: add a debug option to compile shaders when they're createdMarek Olšák2015-04-163-0/+6
* radeonsi: remove bogus r600-- tripleEmil Velikov2015-04-161-2/+0
* r600g/sb: Skip empty ALU clause while schedulingGlenn Kennard2015-04-161-0/+3
* vc4: Don't try to use color load/stores to blit across format changes.Eric Anholt2015-04-151-0/+3
* vc4: Don't try to use color load/stores to do depth/stencil blits.Eric Anholt2015-04-151-0/+3
* vc4: Update the shadow texture for public textures on every draw.Eric Anholt2015-04-153-7/+20
* vc4: Hook up VC4_DEBUG=perf to some useful printfs.Eric Anholt2015-04-153-1/+16
* radeon/llvm: Improve codegen for KILL_IFTom Stellard2015-04-141-0/+29
* radeon/llvm: Run LLVM's instruction combining passTom Stellard2015-04-141-0/+1
* radeonsi: Add header and footer to shader stat dumpTom Stellard2015-04-141-2/+4
* vc4: Add a blitter path using just the render thread.Eric Anholt2015-04-131-0/+127
* vc4: Allow submitting jobs with no bin CL in validation.Eric Anholt2015-04-134-11/+19
* vc4: Move the blit code to a separate file.Eric Anholt2015-04-134-64/+92
* vc4: Separate out a bit of code for submitting jobs to the kernel.Eric Anholt2015-04-134-90/+139
* vc4: When asked to sample from a raster texture, make a shadow tiled copy.Eric Anholt2015-04-131-2/+9
* vc4: Fix off-by-one in branch target validation.Eric Anholt2015-04-131-1/+1
* vc4: Use NIR-level lowering for idiv.Eric Anholt2015-04-131-11/+1
* vc4: Add a bunch of type conversions.Eric Anholt2015-04-131-0/+12
* vc4: Use the blit interface for updating shadow textures.Eric Anholt2015-04-131-13/+31
* vc4: Remove dead fields from vc4_surface.Eric Anholt2015-04-131-3/+0
* vc4: Skip sending down the clear colors if not clearing.Eric Anholt2015-04-131-5/+7
* vc4: Sync with kernel changes to relax BCL versus RCL validation.Eric Anholt2015-04-131-22/+3
* vc4: Fix another space allocation mistake.Eric Anholt2015-04-131-0/+1
* vc4: Add missed accounting for the size of the semaphore.Eric Anholt2015-04-131-0/+2
* freedreno/ir3/nir: couple little fixesRob Clark2015-04-111-2/+10
* freedreno/ir3/nir: handle system valuesRob Clark2015-04-111-3/+50
* freedreno/ir3/nir: handle txs and query_levels tex opsRob Clark2015-04-111-4/+81
* freedreno/ir3/nir: split out tex helpersRob Clark2015-04-111-34/+72
* freedreno/ir3/nir: simplify emit_tex()Rob Clark2015-04-112-61/+66
* freedreno/ir3/cp: handle indirect properlyRob Clark2015-04-111-13/+20
* freedreno/ir3/sched: avoid getting stuck on addr conflictsRob Clark2015-04-111-32/+42
* freedreno/ir3/nir: add variable-indexing supportRob Clark2015-04-111-16/+204
* freedreno/ir3/asm: change assert to warningRob Clark2015-04-111-1/+4
* freedreno/ir3/nir: set first_driver_paramRob Clark2015-04-111-0/+2
* freedreno/ir3/cp: support to swap mad src'sRob Clark2015-04-114-9/+43
* gallivm: don't use control flow when doing indirect constant buffer lookupsRoland Scheidegger2015-04-091-2/+4
* r600g/sb: Enable SB for geometry shadersGlenn Kennard2015-04-0811-16/+55
* r600g/sb: Update last_cf for loopsGlenn Kennard2015-04-081-0/+8
* nv50,nvc0: limit the y-tiling of 3d textures to the first level's tilingIlia Mirkin2015-04-063-10/+13
* r600g: fix op3 abs issueDave Airlie2015-04-071-17/+34
* freedreno/ir3: add NIR compilerRob Clark2015-04-057-5/+1762
* freedreno/a3xx: don't decode srgb on mem2gmemIlia Mirkin2015-04-051-6/+12
* freedreno/a3xx: pass sprite coord mode through to program emitIlia Mirkin2015-04-053-1/+4
* freedreno/a3xx: add UBO supportIlia Mirkin2015-04-056-38/+132
* freedreno/ir3: insert nop between sfu/mem operationsIlia Mirkin2015-04-051-1/+6
* freedreno: dirty context when reallocating a bound boIlia Mirkin2015-04-051-0/+40
* freedreno: keep track of buffer valid rangesIlia Mirkin2015-04-052-0/+27
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 05:49:48 +0000