summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* virgl: drop needless return-codeErik Faye-Lund2018-09-101-2/+1
* virgl: free trans on map-errorErik Faye-Lund2018-09-101-0/+1
* etnaviv: Reduce max offset to available hardware bits.Mathias Fröhlich2018-09-101-0/+2
* virgl: don't send a shader create with no data. (v2)Dave Airlie2018-09-101-1/+1
* gallium: add PIPE_CAP_MAX_TEXTURE_UPLOAD_MEMORY_BUDGETMarek Olšák2018-09-0713-0/+19
* radeonsi: pin the winsys thread to the requested L3 cache (v2)Marek Olšák2018-09-072-0/+23
* v3d: Fix setup of the VCM cache size.Eric Anholt2018-09-071-1/+1
* v3d: Fix SRC_ALPHA_SATURATE blending for RTs without alpha.Eric Anholt2018-09-071-1/+3
* freedreno: fix rast->depth_cleap_near/farRob Clark2018-09-071-1/+2
* gallium: enable GL_AMD_depth_clamp_separate on r600, radeonsiMarek Olšák2018-09-0617-3/+17
* gallium: split depth_clip into depth_clip_near & depth_clip_farMarek Olšák2018-09-0616-21/+21
* nir: Drop the vs_inputs_dual_locations optionJason Ekstrand2018-09-061-1/+0
* radeonsi/nir: Set vs_inputs_dual_locations and let NIR do the remapJason Ekstrand2018-09-061-0/+1
* gallium: add PIPE_CAP_RASTERIZER_SUBPIXEL_BITSMarek Olšák2018-09-062-0/+2
* freedreno/ir3: insert mov if same instruction in the outputs.Hyunjun Ko2018-09-051-0/+14
* freedreno/ir3: make immediates array dynamicHyunjun Ko2018-09-053-1/+11
* freedreno: allocate ctx's batch on demandRob Clark2018-09-054-15/+25
* freedreno: add fd_context_batch() accessorRob Clark2018-09-058-10/+21
* freedreno/a6xx: fix mem2gmem for zsbufRob Clark2018-09-051-1/+4
* freedreno/batch: fix crash in !reorder caseRob Clark2018-09-051-2/+8
* freedreno/ir3: better compile_error() printingRob Clark2018-09-051-2/+16
* freedreno/a6xx: bordercolor fixesRob Clark2018-09-051-4/+25
* freedreno: fix context teardown harderRob Clark2018-09-054-8/+8
* freedreno/ir3: ignore unused inputsRob Clark2018-09-051-1/+29
* freedreno/a6xx: fix debug build crashRob Clark2018-09-051-0/+7
* svga: rename face to layer_faceCharmaine Lee2018-09-051-22/+25
* svga: encode sample count in resource declarationsBrian Paul2018-09-054-0/+6
* svga: sync with upstream changes to surface flagsCharmaine Lee2018-09-055-6/+6
* svga: avoid try_blit() for some depth formats on non vgpu10.Neha Bhende2018-09-051-0/+13
* svga: convert dst format to linear when blending is enabled.Neha Bhende2018-09-051-1/+3
* svga: start using SVGA3dCmdIntraSurfaceCopy command for svga_blit.Neha Bhende2018-09-051-0/+112
* svga/winsys: Add cap2 support in winsysNeha Bhende2018-09-052-2/+23
* svga: Add SVGA3dCmdIntraSurfaceCopy command support in OpenGL driverNeha Bhende2018-09-053-0/+49
* svga: update device header files from upstreamBrian Paul2018-09-0515-196/+569
* virgl: use hw-atomics instead of in-ssbo onesTomeu Vizoso2018-09-057-2/+89
* virgl: update minor differences to upstream headerErik Faye-Lund2018-09-051-1/+1
* gallium: add PIPE_CAP_MAX_COMBINED_HW_ATOMIC_COUNTER{S,_BUFFERS}Erik Faye-Lund2018-09-051-0/+10
* gallium: add PIPE_CAP_MAX_COMBINED_SHADER_BUFFERSErik Faye-Lund2018-09-051-0/+4
* freedreno: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-041-108/+2
* v3d: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-041-151/+0
* vc4: Drop a bunch of duplicated gallium PIPE_CAP default code.Eric Anholt2018-09-041-179/+0
* gallium: Add a helper for implementing PIPE_CAP_* default values.Eric Anholt2018-09-0415-35/+45
* tegra: make use loader_open_render_node(..) helperChristian Gmeiner2018-08-311-59/+2
* tegra: fix memory leakChristian Gmeiner2018-08-311-0/+1
* radeonsi: fix regression in indirect input swizzles.Dave Airlie2018-08-311-2/+5
* radeonsi: fix tess/gs fetchs for new swizzle.Dave Airlie2018-08-311-5/+8
* nv50: bump compat glsl level to same as coreIlia Mirkin2018-08-291-1/+1
* nvc0: bump compat GLSL version to match coreIlia Mirkin2018-08-291-1/+1
* gallivm: allow to pass two swizzles into fetches.Dave Airlie2018-08-302-11/+14
* radeonsi: add radeonsi_zerovram driconfig optionTimothy Arceri2018-08-301-0/+1