index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
/
drivers
Commit message (
Expand
)
Author
Age
Files
Lines
*
swr: mark color clamping as unsupported
Ilia Mirkin
2016-11-15
1
-2
/
+3
*
swr: always enable adding start/base vertex to gl_VertexId
Ilia Mirkin
2016-11-15
1
-0
/
+1
*
swr: add support for upper-left fragcoord position
Ilia Mirkin
2016-11-15
1
-2
/
+8
*
swr: make sure that all rendering is finished on shader destroy
Ilia Mirkin
2016-11-15
1
-0
/
+8
*
swr: disable blending for integer formats
Ilia Mirkin
2016-11-15
1
-0
/
+3
*
swr: mark rgb9_e5 as unrenderable
Ilia Mirkin
2016-11-15
1
-1
/
+1
*
swr: no support for shader stencil export
Ilia Mirkin
2016-11-15
1
-1
/
+1
*
swr: mark both frag and vert textures read, don't forget about cbs
Ilia Mirkin
2016-11-15
1
-5
/
+15
*
swr: fix texture layout for compressed formats
Ilia Mirkin
2016-11-15
2
-4
/
+6
*
swr: add archrast generated files to gitignore
Ilia Mirkin
2016-11-15
1
-0
/
+4
*
swr: [rasterizer jitter] don't bother quantizing unused channels
Ilia Mirkin
2016-11-15
1
-1
/
+1
*
swr: [rasterizer memory] fix store tile for 128-bit ymajor tiling
Ilia Mirkin
2016-11-15
1
-1
/
+1
*
swr: [rasterizer memory] add support for R32_FLOAT_X8X24 formats
Ilia Mirkin
2016-11-15
2
-0
/
+2
*
radeonsi: set IF_THRESHOLD to 3
Marek Olšák
2016-11-15
1
-1
/
+2
*
gallium: add PIPE_SHADER_CAP_LOWER_IF_THRESHOLD
Marek Olšák
2016-11-15
10
-0
/
+14
*
radeonsi: set unsafe fpmath on FP instructions when allowed by R600_DEBUG
Marek Olšák
2016-11-15
1
-1
/
+5
*
radeonsi: fold some shader context initialization to si_llvm_context_init
Marek Olšák
2016-11-15
3
-29
/
+30
*
swr: [rasterizer core] remove driverType
Tim Rowley
2016-11-14
5
-49
/
+2
*
swr: [rasterizer archrast] move to pass by value
Tim Rowley
2016-11-14
2
-2
/
+2
*
swr: [rasterizer core] add mode for aux buffer in the SWR_SURFACE_STATE
Tim Rowley
2016-11-14
1
-0
/
+16
*
swr: [rasterizer common] don't bleed NOMINMAX definition after <windows.h>
Tim Rowley
2016-11-14
1
-1
/
+4
*
swr: [rasterizer archrast] add events
Tim Rowley
2016-11-14
6
-6
/
+541
*
swr: [rasterizer core] fix culling issues
Tim Rowley
2016-11-14
1
-66
/
+119
*
swr: [rasterizer core/jitter] fix alpha test bug
Tim Rowley
2016-11-14
3
-3
/
+15
*
swr: [rasterizer core] various code style changes
Tim Rowley
2016-11-14
6
-5
/
+26
*
swr: [rasterizer archrast] don't generate empty files
Tim Rowley
2016-11-14
4
-8
/
+39
*
swr: [rasterizer archrast] fix open file handle limit issue
Tim Rowley
2016-11-14
1
-6
/
+44
*
swr: [rasterizer archrast] fix double free issue
Tim Rowley
2016-11-14
9
-24
/
+41
*
swr: [rasterizer core] separate frontend/backend stats enables
Tim Rowley
2016-11-14
6
-26
/
+51
*
swr: [rasterizer core] 16-wide tile store nearly completed
Tim Rowley
2016-11-14
5
-314
/
+917
*
vc4: Add simulator kernel validation for multithreaded fragment shaders.
Jonas Pfeil
2016-11-12
3
-5
/
+76
*
vc4: Mark threaded FSes as non-singlethread in the CL.
Eric Anholt
2016-11-12
3
-1
/
+6
*
vc4: Flag the last thread switch in the program as the last.
Eric Anholt
2016-11-12
3
-0
/
+34
*
vc4: Add THRSW nodes after each tex sample setup in multithreaded mode.
Eric Anholt
2016-11-12
2
-0
/
+49
*
vc4: Add some spec citations about texture fifo management.
Eric Anholt
2016-11-12
1
-5
/
+37
*
vc4: Use ra14/rb14 as the spilling registers.
Eric Anholt
2016-11-12
2
-8
/
+8
*
vc4: Add support for register allocation for threaded shaders.
Eric Anholt
2016-11-12
3
-20
/
+85
*
vc4: Split register class setup for physical files from accumulators.
Eric Anholt
2016-11-12
1
-17
/
+19
*
vc4: Use register allocator CLASS_BIT_R0_R3 to clean up CLASS_B.
Eric Anholt
2016-11-12
1
-4
/
+4
*
vc4: Add support for QPU scheduling of thread switch instructions.
Eric Anholt
2016-11-12
1
-2
/
+27
*
vc4: Add a thread switch QIR instruction.
Eric Anholt
2016-11-12
3
-0
/
+18
*
vc4: Add a bit of QPU validation for threaded shaders.
Eric Anholt
2016-11-12
1
-1
/
+102
*
vc4: Fix register class handling of DDX/DDY arguments.
Eric Anholt
2016-11-12
1
-1
/
+1
*
freedreno/ir3: fixup ralloc fallout
Rob Clark
2016-11-12
2
-2
/
+2
*
nvc0: support MP performance counters on Maxwell
Samuel Pitoiset
2016-11-10
3
-3
/
+721
*
radeonsi: fix r600_texture::tc_compatible_htile
Marek Olšák
2016-11-10
1
-3
/
+3
*
radeonsi: accept is_store in image_fetch_rsrc instead of dcc_off
Marek Olšák
2016-11-10
1
-4
/
+4
*
radeonsi: don't rely on tgsi_scan::images_buffers
Marek Olšák
2016-11-10
1
-8
/
+11
*
radeonsi: re-order cases in si_get_shader_param
Marek Olšák
2016-11-10
1
-28
/
+28
*
radeonsi: increase MAX_CONTROL_FLOW_DEPTH AKA MaxIfDepth
Marek Olšák
2016-11-10
1
-2
/
+1
[next]