Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | nvc0/ir: move load/store lowering pass to handleLDST() | Samuel Pitoiset | 2016-03-29 | 2 | -54/+61 |
| | | | | | | | Having all this code in a big switch is not really a good pratice. Signed-off-by: Samuel Pitoiset <[email protected]> Reviewed-by: Ilia Mirkin <[email protected]> | ||||
* | radeonsi: ignore PIPE_BIND_LINEAR in si_is_format_supported v2 | Christian König | 2016-03-29 | 1 | -0/+5 |
| | | | | | | | | | Linear layout should work for all not compressed or depth/stencil formats. v2: restrict it a bit more Signed-off-by: Christian König <[email protected]> Reviewed-by: Marek Olšák <[email protected]> | ||||
* | nvc0: use a different offset for buffers and surfaces | Samuel Pitoiset | 2016-03-29 | 4 | -28/+74 |
| | | | | | | | | | | To not overwrite buffers and surfaces information, we need to use a different offset in the driver constant buffer. Currently, OP_SUQ is only supported for buffers but this will be slightly updated for images support. Signed-off-by: Samuel Pitoiset <[email protected]> Acked-by: Ilia Mirkin <[email protected]> | ||||
* | vc4: Remove unused include from vc4_nir_lower_txf_ms.c | Rhys Kidd | 2016-03-28 | 1 | -1/+0 |
| | | | | | | | | Found with grep and inspection. Test compiled on RPi hw. Assists any future effort to remove TGSI as an intermediate stage. Signed-off-by: Rhys Kidd <[email protected]> Signed-off-by: Eric Anholt <[email protected]> | ||||
* | freedreno/ir3: fix for load_front_face intrinsic | Rob Clark | 2016-03-28 | 1 | -1/+8 |
| | | | | | | | Seems like trying to widen in the same instruction as the add.s does a non-sign-extending widen. Signed-off-by: Rob Clark <[email protected]> | ||||
* | freedreno/ir3: fix compiler warn | Rob Clark | 2016-03-28 | 1 | -1/+1 |
| | | | | Signed-off-by: Rob Clark <[email protected]> | ||||
* | nvc0: make sure to disable fetches from previously-set VBOs when blitting | Ilia Mirkin | 2016-03-28 | 1 | -0/+2 |
| | | | | | | | We disable the vertex attributes, but also disable the VBO fetch details as well, just in case. Not known to fix anything. Signed-off-by: Ilia Mirkin <[email protected]> | ||||
* | nvc0: disable primitive restart and index bias during blits | Ilia Mirkin | 2016-03-28 | 1 | -0/+11 |
| | | | | | | | | | | | | | | | | Back in the dawn of time, we used to do immediate uploads for the vertex data, and all was well. However Maxwell dropped support for immediate vertex data, so we started feeding in a VBO (in all cases). But we forgot to disable some things that apply in such cases, specifically primitive restart and index bias. The latter was causing WoW and other Blizzard games trouble as they use a pattern where they draw with a base vertex (aka index bias), followed by texture uploads (aka blits, internally). Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=91526 Cc: "11.1 11.2" <[email protected]> Signed-off-by: Ilia Mirkin <[email protected]> Tested-by: Karol Herbst <[email protected]> | ||||
* | nvc0/ir: fix picking of coordinates from tex instruction for textureGrad | Ilia Mirkin | 2016-03-28 | 1 | -1/+11 |
| | | | | | | | | | | | On Fermi, there's an argument in front of the coords that combines array and indirect handle, while on Kepler the array and the indirect handle are separate (and in front of the coords). We were previously only accounting for the array bit of it, if there were an indirect access it wouldn't be counted in the formula. Signed-off-by: Ilia Mirkin <[email protected]> Cc: "11.1 11.2" <[email protected]> | ||||
* | nv50/ir: saturate depth writes | Ilia Mirkin | 2016-03-28 | 1 | -1/+4 |
| | | | | | | | | | | | Apparently there's no post-FS clamping logic, so we have to do this by hand. The depth will never be outside of the 0..1 range, even on floating point zeta buffers, so this should be safe. Fixes dEQP-GLES3.functional.fbo.depth.*clamp.* which tests writing invalid values on various zeta buffer formats. Signed-off-by: Ilia Mirkin <[email protected]> | ||||
* | radeon/r600: Fix return type in failure branch | Edward O'Callaghan | 2016-03-27 | 1 | -1/+1 |
| | | | | | | | | Commit `d4e847ea` introduced a warning about making an integer from a pointer without a cast, fix it here. Signed-off-by: Edward O'Callaghan <[email protected]> Signed-off-by: Marek Olšák <[email protected]> | ||||
* | radeon/r600_query.c: Minor style fix | Edward O'Callaghan | 2016-03-27 | 1 | -1/+1 |
| | | | | | | Signed-off-by: Edward O'Callaghan <[email protected]> Reviewed-by: Nicolai Hähnle <[email protected]> Signed-off-by: Marek Olšák <[email protected]> | ||||
* | virgl: drop next shader property for now. | Dave Airlie | 2016-03-26 | 1 | -0/+1 |
| | | | | Signed-off-by: Dave Airlie <[email protected]> | ||||
* | swr: [rasterizer jitter] Fix MASKLOADD AVX prototype (float -> i32) | Tim Rowley | 2016-03-25 | 1 | -1/+1 |
| | |||||
* | swr: [rasterizer core] NUMA optimizations... | Tim Rowley | 2016-03-25 | 5 | -65/+105 |
| | | | | | - Affinitize hot-tile memory to specific NUMA nodes. - Only do BE work for macrotiles assoicated with the numa node | ||||
* | swr: [rasterizer jitter] Fix logic bug for alpha-to-coverage. | Tim Rowley | 2016-03-25 | 1 | -2/+11 |
| | |||||
* | swr: [rasterizer core] Fix Compute workitem retirement | Tim Rowley | 2016-03-25 | 4 | -31/+22 |
| | |||||
* | swr: [rasterizer core] Cleanup state ring arena after last draw that ↵ | Tim Rowley | 2016-03-25 | 3 | -2/+14 |
| | | | | | | references it completes Rather than waiting for the API thread to re-use it. | ||||
* | swr: [rasterizer jitter] add missing include for llvm jitevents | Tim Rowley | 2016-03-25 | 1 | -0/+4 |
| | |||||
* | swr: [rasterizer core] Reduce Arena blocksize to 128KB (from 1MB). | Tim Rowley | 2016-03-25 | 1 | -3/+7 |
| | | | | | With global allocator this doesn't seem to affect performance at all. Overall memory consumption drops by up to 85%. | ||||
* | swr: [rasterizer core] One last pass at Arena optimizations | Tim Rowley | 2016-03-25 | 1 | -15/+15 |
| | |||||
* | swr: [rasterizer core] CachedArena optimizations | Tim Rowley | 2016-03-25 | 3 | -210/+161 |
| | | | | | | Reduce list traversal during Alloc and Free. Add ability to have multiple lists based on alloc size (not used for now) | ||||
* | swr: [rasterizer jitter] support llvm-svn | Tim Rowley | 2016-03-25 | 6 | -12/+37 |
| | |||||
* | swr: [rasterizer core] Globally cache allocated arena blocks for fast ↵ | Tim Rowley | 2016-03-25 | 8 | -46/+168 |
| | | | | re-allocation. | ||||
* | swr: [rasterizer] more arena work | Tim Rowley | 2016-03-25 | 5 | -10/+110 |
| | |||||
* | swr: [rasterizer core] Add clipping against user clip distances in the ↵ | Tim Rowley | 2016-03-25 | 1 | -2/+12 |
| | | | | NullPS backend. | ||||
* | swr: [rasterizer core] Arena optimizations - preparing for global allocator. | Tim Rowley | 2016-03-25 | 5 | -187/+131 |
| | |||||
* | swr: [rasterizer core] Reset DrawContext arena at end of draw rather than ↵ | Tim Rowley | 2016-03-25 | 2 | -21/+4 |
| | | | | | | | upon reclaim of DC Keeps overall memory consumption lower. Also, remove unused knobs. | ||||
* | swr: [rasterizer core] Add clipping of user clip planes in clipper. | Tim Rowley | 2016-03-25 | 1 | -0/+86 |
| | |||||
* | swr: [rasterizer] Reduce max in-flight draws to 96 (by default) | Tim Rowley | 2016-03-25 | 1 | -1/+1 |
| | |||||
* | swr: [rasterizer] Fix run-time check asserts | Tim Rowley | 2016-03-25 | 2 | -8/+7 |
| | | | | | One innocuous (uninitialized variable), and one not so innocuous (stack corruption). | ||||
* | swr: [rasterizer jitter] signed immediate builder | Tim Rowley | 2016-03-25 | 2 | -0/+8 |
| | |||||
* | swr: [rasterizer common] changes for cygwin | Tim Rowley | 2016-03-25 | 1 | -1/+4 |
| | |||||
* | swr: [rasterizer] code styling and update copyrights | Tim Rowley | 2016-03-25 | 10 | -328/+328 |
| | |||||
* | swr: [rasterizer core] Guard against enquing work to invalid hot tiles | Tim Rowley | 2016-03-25 | 1 | -0/+5 |
| | |||||
* | swr: [rasterizer] Stop setting viewport size to larger than hottile array | Tim Rowley | 2016-03-25 | 1 | -0/+6 |
| | | | | Guard against enquing work to invalid tiles | ||||
* | swr: [rasterizer] Discard work + misc fixes | Tim Rowley | 2016-03-25 | 9 | -28/+119 |
| | |||||
* | swr: [rasterizer] remove use of BYTE type | Tim Rowley | 2016-03-25 | 15 | -74/+65 |
| | |||||
* | swr: [rasterizer core] Fix crash that can occur when switching contexts | Tim Rowley | 2016-03-25 | 3 | -1/+22 |
| | |||||
* | swr: [rasterizer] remove unused knob | Tim Rowley | 2016-03-25 | 1 | -8/+0 |
| | |||||
* | swr: [rasterizer core] subcontext rework | Tim Rowley | 2016-03-25 | 7 | -52/+61 |
| | |||||
* | swr: [rasterizer common] add _simd_s[rl]lv_epi32 | Tim Rowley | 2016-03-25 | 1 | -0/+115 |
| | |||||
* | swr: [rasterizer core] Alleviate potential stack overflow for 32bit builds | Tim Rowley | 2016-03-25 | 3 | -14/+20 |
| | | | | Move large stack allocations in the GS and clipper into thread local storage. | ||||
* | swr: [rasterizer] remove use of UCHAR and UINT64 types | Tim Rowley | 2016-03-25 | 5 | -8/+6 |
| | |||||
* | swr: [rasterizer] remove use of FLOAT type | Tim Rowley | 2016-03-25 | 3 | -5/+4 |
| | |||||
* | swr: [rasterizer] Fix Coverity issues reported by Mesa developers. | Tim Rowley | 2016-03-25 | 10 | -199/+205 |
| | |||||
* | swr: [rasterizer] add debug/perf category to knobs | Tim Rowley | 2016-03-25 | 1 | -12/+37 |
| | |||||
* | swr: [rasterizer core] don't assume linux is 64-bit | Tim Rowley | 2016-03-25 | 1 | -2/+1 |
| | |||||
* | swr: [rasterizer common] remove old unused win32 types | Tim Rowley | 2016-03-25 | 1 | -6/+0 |
| | |||||
* | swr: [rasterizer jitter] vpermps support | Tim Rowley | 2016-03-25 | 4 | -1/+84 |
| |