summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
...
* swr: [rasterizer core] fix SIMD16 output mergerTim Rowley2017-01-062-16/+22
* swr: [rasterizer core] fix SIMD16 PackTraits pack() and unpack()Tim Rowley2017-01-063-48/+82
* swr: [rasterizer core] fix SIMD16 transpose functionsTim Rowley2017-01-063-113/+225
* swr: [rasterizer core] whitespace adjustmentsTim Rowley2017-01-061-2/+1
* vc4: Rewrite T image handling based on calling the LT handler.Eric Anholt2017-01-051-34/+75
* vc4: Move the utile_width/height functions to header inlines.Eric Anholt2017-01-052-37/+36
* vc4: Make the load/store utile functions static.Eric Anholt2017-01-052-4/+2
* vc4: Simplify the load/store utile functions.Eric Anholt2017-01-051-10/+22
* vc4: Reuse a list function to simplify bufmgr code.Eric Anholt2017-01-051-11/+2
* vc4: Flush the job early if we're referencing too many BOs.Eric Anholt2017-01-053-0/+16
* gallivm: implement aos unpack (to unorm8) for small unorm formatsRoland Scheidegger2017-01-051-5/+3
* llvmpipe: (trivial) minimally simplify mask constructionRoland Scheidegger2017-01-052-17/+51
* swr: [rasterizer core/common/jitter] gl_double supportTim Rowley2017-01-059-33/+341
* radeonsi: turn SDMA IBs into de-facto preambles of GFX IBsMarek Olšák2017-01-052-6/+18
* radeonsi: implement SDMA-based buffer clearing for SIMarek Olšák2017-01-052-1/+41
* radeonsi: do all math in bytes in SI DMA codeMarek Olšák2017-01-051-17/+17
* gallium/radeon: prevent SDMA stalls by detecting RAW hazards in need_dma_spaceMarek Olšák2017-01-058-36/+27
* gallium/radeon: move unrelated code from dma_emit_wait_idle to need_dma_spaceMarek Olšák2017-01-051-18/+15
* radeonsi: inline cik_sdma_do_copy_bufferMarek Olšák2017-01-051-28/+16
* radeonsi: also wait for SDMA in the clear_buffer CPU fallbackMarek Olšák2017-01-051-3/+2
* radeonsi: simplify r600_resource typecasts in si_clear_bufferMarek Olšák2017-01-051-5/+5
* radeonsi: always use SDMA for big buffer clears and first buffer usesMarek Olšák2017-01-051-0/+20
* radeonsi: use SDMA in rvid_buffer_clear on CIK-VIMarek Olšák2017-01-051-2/+2
* radeonsi: use SDMA for initial clearing of DCC/CMASK/HTILE on CIK-VIMarek Olšák2017-01-053-8/+6
* radeonsi: implement SDMA-based buffer clearing for CIK-VIMarek Olšák2017-01-053-0/+54
* gallium: remove TGSI_OPCODE_SUBMarek Olšák2017-01-0510-93/+0
* gallium: remove TGSI_OPCODE_ABSMarek Olšák2017-01-0512-62/+3
* swr: remove unneeded llvm version checkTim Rowley2017-01-051-4/+0
* swr: fix windows build breakGeorge Kyriazis2017-01-051-4/+0
* radeonsi: update clip_regs if clip_disable changes to fix a hangMarek Olšák2017-01-051-0/+5
* gallium: add PIPE_CAP_GLSL_OPTIMIZE_CONSERVATIVELYMarek Olšák2017-01-0515-0/+15
* radeonsi: capitalize VM hex addr when dumping buffer listSamuel Pitoiset2017-01-041-1/+1
* r600/sb: Fix loop optimization related hangs on egHeiko Przybyl2017-01-036-30/+68
* freedreno/ir3: rework varying slots (maybe??)Rob Clark2016-12-301-4/+9
* nir: Rename convert_to_ssa lower_regs_to_ssaJason Ekstrand2016-12-292-2/+2
* vc4: Rework scheduling of thread switch to cut one more NOP.Eric Anholt2016-12-291-46/+75
* vc4: Fill thread switching delay slotsJonas Pfeil2016-12-291-7/+38
* vc4: Enable NIR-based loop unrolling.Eric Anholt2016-12-291-0/+5
* freedreno/ir3: fix linkage::var sizeRob Clark2016-12-271-1/+1
* freedreno/ir3: treat clipvertex like a normal varyingRob Clark2016-12-271-3/+1
* freedreno/a5xx: transform-feedback supportRob Clark2016-12-277-38/+209
* freedreno: update generated headersRob Clark2016-12-277-43/+81
* freedreno/ir3: UBO support for 64b GPUs (a5xx)Rob Clark2016-12-271-3/+24
* freedreno/ir3: rework location of driver constantsRob Clark2016-12-276-53/+75
* freedreno/a5xx: fix emit for bo addressesRob Clark2016-12-271-3/+9
* freedreno/a5xx: texture layoutRob Clark2016-12-272-2/+2
* swr: fix icc compile errorBruce Cherniak2016-12-231-1/+1
* radeonsi: Bugfix needed for hashcatChristian Inci2016-12-221-5/+7
* radeonsi: fix gl_ClipDistance and gl_ClipVertex for pointsNicolai Hähnle2016-12-221-2/+10
* radeonsi: only set VS_OUT_MISC_SIDE_BUS_ENA when the misc vector is usedNicolai Hähnle2016-12-221-5/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-29 15:48:16 +0000