summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* gallium: Add support for multiple viewportsZack Rusin2013-05-2524-128/+205
* llvmpipe: get rid of tiled/linear layout remainsRoland Scheidegger2013-05-296-226/+47
* radeonsi: Enable GLSL 1.30Michel Dänzer2013-05-281-1/+1
* radeonsi: Handle TGSI TXQ opcodeMichel Dänzer2013-05-282-3/+33
* radeonsi: Add support for TGSI TXF opcodeMichel Dänzer2013-05-282-14/+51
* radeonsi: Use tgsi_util_get_texture_coord_dim()Michel Dänzer2013-05-281-25/+7
* radeonsi: Handle TGSI_SEMANTIC_CLIPDISTMichel Dänzer2013-05-281-4/+17
* radeonsi: Make border colour state handling safe for integer texturesMichel Dänzer2013-05-282-20/+27
* radeonsi: Fix hardware state for dual source blendingMichel Dänzer2013-05-284-6/+17
* r600g/sb: handle more cases for folding in gvn passVadim Girlin2013-05-282-28/+118
* r600g/sb: improve folding for SETccVadim Girlin2013-05-271-8/+98
* r600g/sb: optimize CNDcc instructionsVadim Girlin2013-05-273-1/+113
* r600g/sb: improve optimization of conditional instructionsVadim Girlin2013-05-276-21/+96
* ilo: enable multiple constant buffersChia-I Wu2013-05-271-1/+1
* ilo: add support for indirect access of CONST in FSChia-I Wu2013-05-272-2/+99
* ilo: add support for TBOs on GEN6Chia-I Wu2013-05-271-8/+26
* ilo: advertise supports for pure integer formatsChia-I Wu2013-05-271-2/+3
* ilo: add support for texture buffer objectsChia-I Wu2013-05-272-10/+32
* r600g/sb: improve handling of KILL instructionsVadim Girlin2013-05-273-89/+139
* r600g/sb: fix peephole optimization for PRED_SETEVadim Girlin2013-05-271-1/+1
* r600g/sb: fix scheduling of PRED_SET instructionsVadim Girlin2013-05-272-2/+18
* r600g/sb: fix handling of preloaded inputs for compute shadersVadim Girlin2013-05-251-0/+4
* r600g/sb: fix incorrect assertVadim Girlin2013-05-241-1/+1
* r600g/sb: relax some restrictions for FETCH instructionsVadim Girlin2013-05-241-9/+8
* r600g/sb: relax register allocation for compute shadersVadim Girlin2013-05-242-2/+16
* r600g/sb: fix gpr array handling for compute shadersVadim Girlin2013-05-241-1/+1
* r600g/sb: fix buffer overflow in sb_ostreamVadim Girlin2013-05-241-1/+1
* r600g/compute: Use common transfer_{map,unmap} functions for global resourcesTom Stellard2013-05-231-44/+24
* r600g/compute: Use common transfer_{map,unmap} functions for kernel inputsTom Stellard2013-05-231-4/+11
* freedreno: scissor fixRob Clark2013-05-231-0/+11
* freedreno: implement pipe->resource_copy_region()Rob Clark2013-05-231-8/+43
* ilo: Initialize need_flush in draw_vbo.Vinson Lee2013-05-231-1/+1
* radeon: Initialize variables in radeon_llvm_context_init.Vinson Lee2013-05-221-0/+2
* softpipe: change TEX_TILE_SIZE and NUM_TEX_TILE_ENTRIESRoland Scheidegger2013-05-221-2/+8
* softpipe: disambiguate TILE_SIZE / TEX_TILE_SIZERoland Scheidegger2013-05-223-38/+38
* llvmpipe: disable simple_shader optimizationRoland Scheidegger2013-05-221-1/+6
* llvmpipe: fix early depth test / late depth write stencil issuesRoland Scheidegger2013-05-221-5/+12
* llvmpipe: fix issue with not writing new stencil valuesRoland Scheidegger2013-05-222-4/+7
* llvmpipe: (trivial) remove confusing code in stencil testRoland Scheidegger2013-05-221-16/+11
* llvmpipe: fix bug in early depth test / late depth write handlingRoland Scheidegger2013-05-221-6/+7
* ilo: set more fields of 3DSTATE_DEPTH_BUFFERChia-I Wu2013-05-221-48/+120
* ilo: correctly set view extent in SURFACE_STATEChia-I Wu2013-05-222-85/+115
* ilo: avoid unnecessary emission of SO statesChia-I Wu2013-05-222-9/+15
* radeonsi: Fix user clip planesMichel Dänzer2013-05-211-4/+3
* radeonsi: Handle TGSI_SEMANTIC_CLIPVERTEXMichel Dänzer2013-05-216-8/+86
* radeonsi: Initial support for multiple constant buffersMichel Dänzer2013-05-214-73/+119
* radeonsi: Fix handling of TGSI_SEMANTIC_PSIZEMichel Dänzer2013-05-215-9/+17
* radeonsi: increase array size for shader inputs and outputsMarek Olšák2013-05-212-2/+4
* ilo: use BLT engine to copy between texturesChia-I Wu2013-05-211-1/+237
* ilo: use BLT engine to copy between buffersChia-I Wu2013-05-211-1/+142