summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* r600: fix a compilation warning in r600_screen_create()Samuel Pitoiset2017-01-301-1/+1
* gallium/radeon: merge dirty_fb_counter and dirty_tex_descriptor_counterMarek Olšák2017-01-304-41/+22
* radeonsi: handle count_from_stream_output in a few IA_MULTI_VGT_PARAM casesMarek Olšák2017-01-301-2/+4
* radeonsi: don't invoke DCC decompression in update_all_texture_descriptorsMarek Olšák2017-01-301-5/+6
* radeonsi: fold info->indirect conditionals into the last one in draw_vboMarek Olšák2017-01-301-12/+13
* radeonsi: atomize the scratch buffer stateMarek Olšák2017-01-306-29/+32
* r600: Fix stack overflowBartosz Tomczyk2017-01-301-1/+1
* gallium/radeon: add new HUD queries for monitoring the CPSamuel Pitoiset2017-01-304-3/+80
* gallium/radeon: add new GPU-sdma-busy HUD querySamuel Pitoiset2017-01-304-1/+21
* gallium/radeon: rename grbm to mmio in the gpu load pathSamuel Pitoiset2017-01-302-32/+33
* gallium/radeon: remove r600_common_context::max_dbMarek Olšák2017-01-303-20/+17
* gallium/radeon: clean up r600_query_init_backend_maskMarek Olšák2017-01-305-22/+18
* radeonsi: precompute IA_MULTI_VGT_PARAM values into a tableMarek Olšák2017-01-306-72/+163
* radeonsi: move VGT_VERTEX_REUSE_BLOCK_CNTL into shader states for PolarisMarek Olšák2017-01-304-21/+43
* radeonsi: state atom IDs don't have to be off by oneMarek Olšák2017-01-302-4/+4
* radeonsi: use a bitmask for looping over dirty PM4 statesMarek Olšák2017-01-305-18/+20
* radeonsi: atomize L2 prefetchesMarek Olšák2017-01-307-36/+50
* radeonsi: unbind disabled shader stages to prevent useless L2 prefetchesMarek Olšák2017-01-301-0/+6
* radeonsi: also prefetch compute shadersMarek Olšák2017-01-301-0/+12
* radeonsi: update dirty_level_mask only after the first draw after FB changeMarek Olšák2017-01-303-24/+31
* gallium/radeon: allow VRAM-only placements again on APUs & recent amdgpuMarek Olšák2017-01-301-0/+4
* radeonsi: don't set +fp64-denormalsMarek Olšák2017-01-301-1/+1
* radeonsi: remove si_shader_context::param_tess_offchipMarek Olšák2017-01-302-8/+3
* etnaviv: force vertex buffers through the MMULucas Stach2017-01-301-1/+4
* llvmpipe: Use LLVMDumpModule, not DumpModule.Bas Nieuwenhuizen2017-01-291-1/+1
* various: Fix missing DumpModule with recent LLVM.Bas Nieuwenhuizen2017-01-292-4/+10
* r600g: use ieee variants of multiplication instructionsIlia Mirkin2017-01-292-18/+19
* r600g: add support for optionally using non-IEEE mul opsIlia Mirkin2017-01-282-4/+18
* vc4: Coalesce into TLB writes as well as VPM/tex.Eric Anholt2017-01-281-1/+5
* vc4: Avoid an extra temporary and mov in ffloor/ffract/fceil.Eric Anholt2017-01-281-13/+18
* vc4: Flip the switch to run the GLSL compiler optimization loop once.Eric Anholt2017-01-281-1/+1
* nouveau: remove explicit __STDC_FORMAT_MACROS defineEmil Velikov2017-01-271-1/+0
* scons: swr: remove explicit __STDC_.*_MACROS definesEmil Velikov2017-01-271-5/+0
* svga: remove const qualifier from SVGA3D_vgpu10_GenMips() prototypeEmil Velikov2017-01-271-1/+1
* freedreno: automake: correctly set MKDIR_GENEmil Velikov2017-01-271-0/+1
* gallium: enable int64 on radeonsi, llvmpipe, softpipeNicolai Hähnle2017-01-273-4/+4
* gallium: Add integer 64 capabilityDave Airlie2017-01-2716-0/+16
* vc4: Use NEON to speed up utile stores on Pi2+.cros-mesa-17.1.0-r2-vanillacros-mesa-17.1.0-r1-vanillachadv/cros-mesa-17.1.0-r2-vanillachadv/cros-mesa-17.1.0-r1-vanillaEric Anholt2017-01-261-5/+50
* vc4: Use NEON to speed up utile loads on Pi2.Eric Anholt2017-01-263-18/+115
* vc4: Move LT tiling code to a separate file.Eric Anholt2017-01-264-80/+122
* vc4: Use unreachable() in an unreachable codepath for tiling.Eric Anholt2017-01-261-4/+2
* gallium/radeon: add VRAM-vis-usage HUD querySamuel Pitoiset2017-01-263-0/+9
* gallium/radeon: query the CPU accessible size of VRAMSamuel Pitoiset2017-01-262-0/+2
* swr: Update fs texture & sampler state logicGeorge Kyriazis2017-01-251-2/+5
* gallium/radeon: add a new HUD query for the number of mapped buffersSamuel Pitoiset2017-01-253-0/+6
* radeonsi: handle first_non_void correctly in si_create_vertex_elementsMarek Olšák2017-01-241-3/+3
* gallium/radeon: undef the very specific UPDATE_COUNTER macroSamuel Pitoiset2017-01-241-5/+9
* nv50: add support for MUL_ZERO_WINS propertyIlia Mirkin2017-01-235-2/+11
* nvc0: add support for MUL_ZERO_WINS propertyIlia Mirkin2017-01-234-9/+25
* gallium: add PIPE_CAP_TGSI_MUL_ZERO_WINSIlia Mirkin2017-01-2316-0/+16
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 06:11:11 +0000