summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* panfrost: Add missing 0x in invocation_countAlyssa Rosenzweig2019-06-201-1/+1
* panfrost/decode: Skip decode of fragment backend in non-fragmentAlyssa Rosenzweig2019-06-201-24/+48
* panfrost/decode: Clip mali_compute_fbd at 64-bytesAlyssa Rosenzweig2019-06-202-18/+0
* panfrost/decode: Print COMPUTE uniforms as pointersAlyssa Rosenzweig2019-06-201-1/+24
* panfrost/decode: Show int uniformsAlyssa Rosenzweig2019-06-201-4/+8
* panfrost/decode: Expand pointers in compute descriptorAlyssa Rosenzweig2019-06-202-7/+34
* panfrost/decode: Identify "compute FBD"Alyssa Rosenzweig2019-06-202-0/+29
* panfrost: Allocate panfrost_job in panfrost_contextTomeu Vizoso2019-06-201-1/+1
* panfrost: Release transient poolsTomeu Vizoso2019-06-201-1/+7
* panfrost: ci: Exclude flip-flops from resultsTomeu Vizoso2019-06-201-1/+4
* svga: Support ARB_buffer_storageThomas Hellstrom2019-06-205-9/+33
* svga: Map vertex- index- and constant buffers ansynchronously when readingThomas Hellstrom2019-06-202-4/+9
* svga: Fix index buffer uploadsThomas Hellstrom2019-06-206-172/+142
* winsys/svga: Make it possible to specify coherent resourcesThomas Hellstrom2019-06-203-2/+8
* virgl: Add debug flag to bypass driconf to enable the BGRA tweaksGert Wollny2019-06-202-0/+8
* virgl: Add a tweak to set the value for emulated queries of GL_SAMPLES_PASSEDGert Wollny2019-06-205-1/+12
* virgl: Add tweak to apply a swizzle when drawing/blitting to a emulated BGRA ...Gert Wollny2019-06-205-0/+9
* virgl: Add driconf tweak for emulating BGRA surfaces on GLESGert Wollny2019-06-203-0/+10
* virgl: Add override for BGRA format to use swizzled SRGB formatGert Wollny2019-06-204-1/+27
* virgl: Add code to accept BGRx_SRGB as RGBx_SRGBGert Wollny2019-06-202-3/+23
* virgl: Add skeleton to evaluate cap and send tweaksGert Wollny2019-06-205-0/+31
* virgl: factor out format host bits checkGert Wollny2019-06-201-16/+17
* gallium/virgl: Add code path for virgl to read driconfGert Wollny2019-06-202-2/+3
* virgl: Add driinfo file and tie it into the buildGert Wollny2019-06-203-2/+36
* ac/rtld: check correct LDS max sizeMarek Olšák2019-06-191-0/+3
* radeonsi: add s_sethalt to shaders for debuggingNicolai Hähnle2019-06-192-0/+4
* iris: Bail on queries for INTEL_NO_HW=1.Kenneth Graunke2019-06-191-0/+5
* virgl: Support VIRGL_BIND_SHAREDDavid Riley2019-06-192-0/+3
* ac,radeonsi: Always mark buffer stores as inaccessiblememonlyConnor Abbott2019-06-193-19/+19
* panfrost: Move to use ralloc for some allocationsTomeu Vizoso2019-06-197-37/+44
* etnaviv: support GL_ARB_seamless_cubemap_per_textureChristian Gmeiner2019-06-192-5/+9
* etnaviv: update headers from rnndbChristian Gmeiner2019-06-196-22/+33
* radeonsi: fix undefined shift in macro definitionDave Airlie2019-06-191-1/+1
* nouveau: fix frees in unsupported IR error paths.Dave Airlie2019-06-194-0/+6
* panfrost: Move clearing logic into pan_jobRohan Garg2019-06-183-48/+68
* virgl: fix sync issue regarding discard/unsync transfersChia-I Wu2019-06-181-5/+15
* panfrost: Enable sRGBAlyssa Rosenzweig2019-06-181-4/+0
* panfrost: Disable AFBC on sRGB buffersAlyssa Rosenzweig2019-06-181-0/+7
* panfrost: Enable sRGB fixed-function blendingAlyssa Rosenzweig2019-06-182-3/+17
* panfrost: Specify sRGB in the render targetAlyssa Rosenzweig2019-06-181-1/+4
* panfrost: Implement sRGB texturingAlyssa Rosenzweig2019-06-181-1/+1
* panfrost: Add sRGB render target flagAlyssa Rosenzweig2019-06-182-0/+2
* panfrost: Implement tiled renderingAlyssa Rosenzweig2019-06-181-0/+4
* panfrost: Decode rendering block typeAlyssa Rosenzweig2019-06-183-7/+37
* panfrost: Refactor texture targetsAlyssa Rosenzweig2019-06-186-27/+81
* panfrost: Figure out job requirements in pan_job.cRohan Garg2019-06-183-8/+16
* panfrost: Reset job counters once the job is submittedRohan Garg2019-06-182-5/+4
* panfrost: Initial implementation of panfrost_job_submitRohan Garg2019-06-183-5/+23
* virgl_hw: add YUV supportGurchetan Singh2019-06-181-0/+6
* virgl: sync to virglrenderer virgl_hw.hGurchetan Singh2019-06-181-3/+10