summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* vc4: Add support for the COS instruction.Eric Anholt2014-08-081-0/+38
* vc4: Add support for the SIN instruction.Eric Anholt2014-08-081-0/+35
* vc4: Fix register aliasing for packing of scaled coordinates.Eric Anholt2014-08-081-11/+18
* vc4: Add some debug code for forcing fragment shader output color.Eric Anholt2014-08-081-0/+15
* vc4: Fix using and emitting the 1/W from the vertex/coord shaders.Eric Anholt2014-08-081-14/+20
* vc4: Add support for swizzles of 32 bit float vertex attributes.Eric Anholt2014-08-082-20/+73
* vc4: Add support for the TGSI FRC opcode.Eric Anholt2014-08-081-0/+18
* vc4: Add support for the TGSI TRUNC opcode.Eric Anholt2014-08-084-0/+15
* vc4: Crank up the tile allocation BO sizeEric Anholt2014-08-081-2/+2
* vc4: Add support for multiple attributesEric Anholt2014-08-084-69/+46
* vc4: Add more useful debug for the undefined-source caseEric Anholt2014-08-081-5/+12
* vc4: Add support for the lit opcode.Eric Anholt2014-08-082-1/+45
* vc4: Add support for the POW opcodeEric Anholt2014-08-081-0/+15
* vc4: Refactor uniform handling.Eric Anholt2014-08-081-27/+27
* vc4: Add support for the LRP opcode.Eric Anholt2014-08-081-0/+20
* vc4: Add copy propagation between temps.Eric Anholt2014-08-084-0/+81
* vc4: Add dead code elimination.Eric Anholt2014-08-084-3/+94
* vc4: Add an initial pass of algebraic optimization.Eric Anholt2014-08-085-4/+125
* vc4: Add support for CMP.Eric Anholt2014-08-084-1/+48
* vc4: Make scheduling of NOPs a separate step from QIR -> QPU translation.Eric Anholt2014-08-083-90/+212
* vc4: Add WIP support for varyings.Eric Anholt2014-08-086-8/+59
* vc4: Use r3 instead of r5 for temps, since r5 only has 32 bits of storageEric Anholt2014-08-081-8/+8
* vc4: Fix emit of ABSEric Anholt2014-08-081-1/+11
* vc4: Add shader variant caching to handle FS output swizzle.Eric Anholt2014-08-083-65/+232
* vc4: Load the tile buffer before incrementally drawing.Eric Anholt2014-08-082-27/+50
* vc4: Don't reallocate the tile alloc/state bos every frame.Eric Anholt2014-08-082-10/+21
* vc4: Add VC4_DEBUG env optionEric Anholt2014-08-085-14/+63
* vc4: Add support for SNE/SEQ/SGE/SLT.Eric Anholt2014-08-086-11/+96
* vc4: Use the user's actual first vertex attribute.Eric Anholt2014-08-084-35/+70
* vc4: Fix UBO allocation when no uniforms are used.Eric Anholt2014-08-081-1/+2
* vc4: Add initial support for math opcodesEric Anholt2014-08-082-1/+41
* vc4: Switch to actually generating vertex and fragment shader code from TGSI.Eric Anholt2014-08-0812-247/+1243
* vc4: Start converting the driver to use vertex shaders.Eric Anholt2014-08-083-45/+177
* vc4: Initial skeleton driver import.Eric Anholt2014-08-0826-0/+4438
* ilo: break down the format tableChia-I Wu2014-08-081-299/+431
* llvmpipe/tests: automake: link against libmesautil.laEmil Velikov2014-08-051-5/+6
* llvmpipe: implement support for cube map arraysRoland Scheidegger2014-08-055-4/+16
* svga: SVGA_3D_CMD_BIND_GB_SHADER needs to reserve two relocations.Matthew McClure2014-08-041-1/+1
* gallium: Move sRGB <-> RGB handling to libmesautilJason Ekstrand2014-08-043-2/+3
* util: Gather some common macrosJason Ekstrand2014-08-044-4/+2
* util: Move ralloc to a new src/util directory.Kenneth Graunke2014-08-042-1/+4
* llvmpipe: don't store number of layers per levelRoland Scheidegger2014-08-012-78/+50
* llvmpipe: integrate memory allocation into llvmpipe_texture_layoutRoland Scheidegger2014-08-011-45/+29
* llvmpipe: get rid of impossible code in alloc_image_dataRoland Scheidegger2014-08-011-26/+13
* r600g: Implement gpu_shader5 textureGatherGlenn Kennard2014-08-012-5/+36
* r600g/radeonsi: Prefer VRAM for CPU -> GPU streaming buffersMichel Dänzer2014-08-011-4/+11
* r600g/radeonsi: Reduce or even drop special treatment of persistent mappingsMichel Dänzer2014-08-011-4/+8
* r600g: gpu_shader5 gl_SampleMaskIn supportGlenn Kennard2014-07-312-7/+40
* r600g: Implement gpu_shader5 integer opsGlenn Kennard2014-07-311-0/+190
* r600g: Add IMUL_HI/UMUL_HI supportGlenn Kennard2014-07-311-6/+6