summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3: switch to NIR by defaultRob Clark2017-05-232-16/+2
* freedreno/ir3: lower arrays to regsRob Clark2017-05-232-150/+185
* freedreno/ir3: add put_dst()Rob Clark2017-05-231-0/+24
* freedreno/ir3: code-motionRob Clark2017-05-231-55/+55
* freedreno/ir3: fix cmdline compilerRob Clark2017-05-231-2/+0
* freedreno/ir3: add missing nir_opt_copy_prop_vars() passRob Clark2017-05-231-0/+1
* freedreno/ir3: need different compiler options for a5xxRob Clark2017-05-234-5/+28
* freedreno/a5xx: remove copapasta from a4xxRob Clark2017-05-231-2/+1
* freedreno: only support SSBOs with nirRob Clark2017-05-231-0/+3
* freedreno/a5xx: add some missing texture formatsRob Clark2017-05-231-51/+51
* freedreno/a5xx: provoking vertexRob Clark2017-05-236-44/+40
* freedreno: update generated headersRob Clark2017-05-236-55/+64
* radeon: pass flags that can change shaders to disk_cache_create()Timothy Arceri2017-05-231-1/+2
* util/disk_cache: add new driver_flags param to cache keysTimothy Arceri2017-05-232-2/+2
* gallium/radeon: add a query for monitoring Gallium thread loadMarek Olšák2017-05-222-0/+13
* radeonsi/gfx9: compile shaders with +xnackMarek Olšák2017-05-221-6/+7
* vc4: Remove dead code in vc4_dump_surface_msaa()Rhys Kidd2017-05-221-6/+0
* nv50,nvc0: clear index buffer bufctx bin unconditionallyIlia Mirkin2017-05-202-5/+3
* nv50: fix vtxbuf cleanupIlia Mirkin2017-05-201-1/+1
* nvc0/ir: SHLADD's middle source must be an immediateIlia Mirkin2017-05-201-0/+2
* automake: add SWR LLVM gen_builder.hpp workaroundEmil Velikov2017-05-201-30/+11
* Android: r600: fix build when LLVM is disabledRob Herring2017-05-191-0/+4
* radeonsi/gfx9: use CE RAM optimallyMarek Olšák2017-05-182-36/+134
* radeonsi: remove CE offset alignment restrictionMarek Olšák2017-05-181-2/+1
* radeonsi: only upload (dump to L2) those descriptors that are used by shadersMarek Olšák2017-05-184-24/+117
* radeonsi: record which descriptor slots are used by shadersMarek Olšák2017-05-185-0/+41
* radeonsi: update si_ce_needed_cs_spaceMarek Olšák2017-05-181-8/+8
* radeonsi: do only 1 big CE dump at end of IBs and one reload in the preambleMarek Olšák2017-05-185-37/+37
* radeonsi: remove early return in si_upload_descriptorsMarek Olšák2017-05-181-3/+0
* radeonsi: clamp indirect index to the number of declared shader resourcesMarek Olšák2017-05-184-4/+15
* radeonsi: merge sampler and image descriptor lists into oneMarek Olšák2017-05-186-112/+99
* radeonsi: merge constant and shader buffers descriptor lists into oneMarek Olšák2017-05-188-132/+152
* radeonsi: get the sampler view type from inst->Texture for TG4Samuel Pitoiset2017-05-181-7/+3
* ac: add radeon_info::num_{sdma,compute}_ringsNicolai Hähnle2017-05-181-2/+2
* ac/radeonsi: move struct radeon_info to ac_gpu_info.hNicolai Hähnle2017-05-181-61/+1
* ac/radeonsi: move surface definitions to new header ac_surface.hNicolai Hähnle2017-05-181-147/+1
* vc4: Don't allocate new BOs to avoid synchronization when they're shared.Eric Anholt2017-05-171-1/+2
* vc4: Drop pointless indirections around BO import/export.Eric Anholt2017-05-173-69/+49
* vc4: Drop the u_resource_vtbl no-op layer.Eric Anholt2017-05-174-33/+27
* gallium/radeon: use a top-of-pipe timestamp for the start of TIME_ELAPSEDMarek Olšák2017-05-171-2/+19
* gallium: add PIPE_CAP_ALLOW_MAPPED_BUFFERS_DURING_EXECUTIONMarek Olšák2017-05-1715-0/+15
* swr: don't use AttributeSet with llvm >= 5Tim Rowley2017-05-171-15/+21
* freedreno/gmem: fix hw binning hangs with large render targetsRob Clark2017-05-163-3/+13
* freedreno/ir3: fix crash with atomicsRob Clark2017-05-161-2/+9
* freedreno/a5xx: remove unneeded assertRob Clark2017-05-161-3/+0
* freedreno/a5xx: fallback to slow-clear for z32Rob Clark2017-05-164-11/+36
* etnaviv: increment the resource seqno in resource_changedPhilipp Zabel2017-05-161-5/+1
* etnaviv: clean up sampler view reference countingLucas Stach2017-05-161-3/+3
* etnaviv: apply feature overrides in one central locationLucas Stach2017-05-165-10/+19
* etnaviv: allow R/B swapped surfaces to be clearedLucas Stach2017-05-161-0/+2