summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* vc4: Track clears veresus uncleared draws, and the clear color.Eric Anholt2014-08-113-34/+117
* vc4: Move the rest of RCL setup to flush time.Eric Anholt2014-08-112-33/+30
* vc4: Move render command list calls to vc4_flush()Eric Anholt2014-08-112-40/+43
* vc4: Move bin command list ending commands to vc4_flush()Eric Anholt2014-08-112-4/+4
* vc4: Rename fields in the kernel interface.Eric Anholt2014-08-113-32/+32
* vc4: Fix things to validate more than one shader state in a submit.Eric Anholt2014-08-113-67/+78
* vc4: Rewrite the kernel ABI to support texture uniform relocation.Eric Anholt2014-08-1110-97/+608
* vc4: Add docs for the drm interfaceEric Anholt2014-08-111-9/+61
* vc4: Add load/store to the validatorEric Anholt2014-08-111-11/+9
* vc4: Switch simulator to using kernel validatorEric Anholt2014-08-1111-62/+840
* vc4: Drop pointless shader state structEric Anholt2014-08-112-14/+10
* vc4: Add support for texture rectanglesEric Anholt2014-08-112-0/+42
* vc4: Add support for texturing (under simulation)Eric Anholt2014-08-118-13/+277
* vc4: Drop PIPE_SHADER_CAP_MAX_ADDRSEric Anholt2014-08-111-2/+0
* gallium: remove PIPE_SHADER_CAP_MAX_ADDRSMarek Olšák2014-08-1110-26/+0
* gallium/radeon: Set gpu_address to 0 if r600_virtual_address is falseNiels Ole Salscheider2014-08-101-0/+2
* radeonsi: simplify constant buffer upload for big endianMarek Olšák2014-08-101-18/+4
* r600g/compute: fix compile warningsMarek Olšák2014-08-092-10/+11
* r300g: handle new shader capsMarek Olšák2014-08-091-0/+2
* radeonsi: fix CMASK and HTILE allocation on TahitiMarek Olšák2014-08-092-3/+56
* gallium/radeon: remove r600_resource_vaMarek Olšák2014-08-091-9/+0
* gallium/radeon: use gpu_address from r600_resourceMarek Olšák2014-08-093-21/+14
* r600g: use gpu_address from r600_resourceMarek Olšák2014-08-095-39/+29
* radeonsi: use gpu_address from r600_resourceMarek Olšák2014-08-096-56/+41
* gallium/radeon: store VM address in r600_resourceMarek Olšák2014-08-093-2/+7
* r600g: remove useless r600_resource_va callsMarek Olšák2014-08-091-18/+9
* radeonsi: always prefer SWITCH_ON_EOP(0) on CIKMarek Olšák2014-08-093-10/+26
* radeonsi: fix a hang with instancing in Unigine Heaven/Valley on HawaiiMarek Olšák2014-08-091-5/+2
* vc4: Add support for the COS instruction.Eric Anholt2014-08-081-0/+38
* vc4: Add support for the SIN instruction.Eric Anholt2014-08-081-0/+35
* vc4: Fix register aliasing for packing of scaled coordinates.Eric Anholt2014-08-081-11/+18
* vc4: Add some debug code for forcing fragment shader output color.Eric Anholt2014-08-081-0/+15
* vc4: Fix using and emitting the 1/W from the vertex/coord shaders.Eric Anholt2014-08-081-14/+20
* vc4: Add support for swizzles of 32 bit float vertex attributes.Eric Anholt2014-08-082-20/+73
* vc4: Add support for the TGSI FRC opcode.Eric Anholt2014-08-081-0/+18
* vc4: Add support for the TGSI TRUNC opcode.Eric Anholt2014-08-084-0/+15
* vc4: Crank up the tile allocation BO sizeEric Anholt2014-08-081-2/+2
* vc4: Add support for multiple attributesEric Anholt2014-08-084-69/+46
* vc4: Add more useful debug for the undefined-source caseEric Anholt2014-08-081-5/+12
* vc4: Add support for the lit opcode.Eric Anholt2014-08-082-1/+45
* vc4: Add support for the POW opcodeEric Anholt2014-08-081-0/+15
* vc4: Refactor uniform handling.Eric Anholt2014-08-081-27/+27
* vc4: Add support for the LRP opcode.Eric Anholt2014-08-081-0/+20
* vc4: Add copy propagation between temps.Eric Anholt2014-08-084-0/+81
* vc4: Add dead code elimination.Eric Anholt2014-08-084-3/+94
* vc4: Add an initial pass of algebraic optimization.Eric Anholt2014-08-085-4/+125
* vc4: Add support for CMP.Eric Anholt2014-08-084-1/+48
* vc4: Make scheduling of NOPs a separate step from QIR -> QPU translation.Eric Anholt2014-08-083-90/+212
* vc4: Add WIP support for varyings.Eric Anholt2014-08-086-8/+59
* vc4: Use r3 instead of r5 for temps, since r5 only has 32 bits of storageEric Anholt2014-08-081-8/+8
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 10:10:12 +0000