summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* virgl: ARB_texture_barrier supportDave Airlie2018-08-146-3/+24
* meson: Build with Python 3Mathieu Bridon2018-08-106-12/+12
* vc4: Implement texture_subdata() to directly upload tiled data.Eric Anholt2018-08-081-1/+39
* vc4: Handle partial loads/stores of tiled textures.Eric Anholt2018-08-083-60/+155
* vc4: Compile the LT image helper per cpp we might load/store.Eric Anholt2018-08-081-2/+31
* vc4: Refactor to reuse the LT tile walking code.Eric Anholt2018-08-081-24/+34
* svga: use pipe_sampler_view::target in svga_set_sampler_views()Brian Paul2018-08-081-1/+1
* svga: use SVGA3D_RS_FILLMODE for vgpu9Brian Paul2018-08-083-26/+37
* svga: add TGSI_SEMANTIC_FACE switch case in svga_swtnl_update_vdecl()Brian Paul2018-08-081-0/+1
* vc4: Fix vc4_fence_server_sync() on pre-syncobj kernels.Eric Anholt2018-08-071-1/+2
* vc4: Ignore samplers for finding uniform offsets.Eric Anholt2018-08-071-3/+14
* vc4: Extend dumping of uniforms in QIR and in the command stream.Eric Anholt2018-08-073-13/+68
* vc4: Pull uinfo->data[i] dereference out to the top of the loop.Eric Anholt2018-08-071-20/+18
* vc4: Make sure to emit a tile coordinates between two MSAA loads.Eric Anholt2018-08-071-12/+11
* vc4: Respect a sampler view's first_layer field.Eric Anholt2018-08-071-1/+3
* virgl: add ARB_shader_clock supportDave Airlie2018-08-082-1/+3
* radeonsi: set GLC=1 for all write-only shader resourcesMarek Olšák2018-08-071-2/+19
* radeonsi: don't load block dimensions into SGPRs if they are not variableMarek Olšák2018-08-073-7/+7
* swr: don't export swr_create_screen_internalEmil Velikov2018-08-072-2/+1
* virgl: update virgl_hw.h from virglrendererErik Faye-Lund2018-08-071-1/+26
* virgl: rename msaa_sample_positions -> sample_locationsErik Faye-Lund2018-08-072-5/+5
* vc4: Fix a leak of the no-vertex-elements workaround BO.Eric Anholt2018-08-061-0/+2
* vc4: Fix context creation when syncobjs aren't supported.Eric Anholt2018-08-061-2/+6
* v3d: Emit the VCM_CACHE_SIZE packet.Eric Anholt2018-08-062-0/+9
* v3d: Drop "VC5" from the renderer string.Eric Anholt2018-08-061-1/+1
* nvc0/ir: return 0 in imageLoad on incomplete texturesKarol Herbst2018-08-042-3/+31
* gm200/ir: optimize rcp(sqrt) to rsqKarol Herbst2018-08-041-1/+10
* gm200/ir: add native OP_SQRT supportKarol Herbst2018-08-044-2/+14
* radeonsi: cosmetic changesMarek Olšák2018-08-045-6/+5
* amd: remove support for LLVM 5.0Marek Olšák2018-08-033-36/+3
* radeonsi: add new R600_DEBUG test "testclearbufperf"Darren Powell2018-08-028-11/+170
* swr: Remove unnecessary memset callVlad Golovkin2018-08-021-1/+0
* ac,radeonsi: reduce optimizations for complex compute shaders on older APUs (v2)Marek Olšák2018-08-014-9/+43
* vc4: Fix automake linking error.Juan A. Suarez Romero2018-08-011-0/+9
* python: Use the unicode_escape codecMathieu Bridon2018-08-011-1/+1
* virgl: enable FBFETCH if virglrenderer supports itErik Faye-Lund2018-08-012-1/+3
* virgl: add texture_barrier stubErik Faye-Lund2018-08-011-0/+7
* virgl: enable robustness if the host exposes itDave Airlie2018-08-012-1/+3
* virgl: Support ARB_framebuffer_no_attachmentsDave Airlie2018-08-014-1/+23
* virgl: add initial ARB_compute_shader supportDave Airlie2018-08-017-7/+153
* radeonsi: report supported EQAA combinations from is_format_supportedMarek Olšák2018-07-311-16/+20
* radeonsi: use storage_samples instead of color_samples in most placesMarek Olšák2018-07-316-41/+26
* gallium: add storage_sample_count parameter into is_format_supportedMarek Olšák2018-07-3131-6/+101
* gallium: add PIPE_CAP_FRAMEBUFFER_MSAA_CONSTRAINTSMarek Olšák2018-07-3116-0/+17
* virgl: also mark sampler views as dirtyGurchetan Singh2018-08-011-1/+2
* virgl: add memory barrier supportDave Airlie2018-08-015-0/+29
* virgl: add TXQS supportDave Airlie2018-08-012-1/+3
* virgl: add initial images support (v2)Dave Airlie2018-08-018-0/+105
* etnaviv: fix typo in query namesChristian Gmeiner2018-07-311-2/+2
* v3d: Include commands to run the BCL and RCL in CLIF dumps.Eric Anholt2018-07-301-10/+1