index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
/
drivers
Commit message (
Expand
)
Author
Age
Files
Lines
*
amd/common: pass the family to ac_llvm_context_init()
Samuel Pitoiset
2017-12-22
1
-1
/
+2
*
gm107/ir: use lane 0 for manual textureGrad handling
Ilia Mirkin
2017-12-22
1
-21
/
+34
*
nvc0/ir: change textureGrad to always use lane 0 as the tex origin
Ilia Mirkin
2017-12-19
1
-14
/
+46
*
broadcom/vc5: Add missing setting of the UIF XOR disable flag in textures.
Eric Anholt
2017-12-19
1
-0
/
+3
*
broadcom/vc5: Clean up the comment and code around level 0 UIF.
Eric Anholt
2017-12-19
1
-14
/
+10
*
broadcom/vc5: Simplify the tiling calculations.
Eric Anholt
2017-12-19
1
-49
/
+11
*
broadcom/vc5: Return the depth in all components of depth textures.
Eric Anholt
2017-12-19
1
-6
/
+6
*
broadcom/vc5: Enable decompressing RGTC for desktop GL support.
Eric Anholt
2017-12-19
1
-1
/
+1
*
broadcom/vc5: Use u_transfer_helper for MSAA mappings.
Eric Anholt
2017-12-19
2
-98
/
+6
*
broadcom/vc5: Start adding support for rendering to Z32F_S8X24_UINT.
Eric Anholt
2017-12-19
3
-5
/
+94
*
freedreno: add debug flag to force high priority context
Rob Clark
2017-12-19
3
-1
/
+5
*
freedreno: context priority support
Rob Clark
2017-12-19
3
-2
/
+20
*
gallium: plumb context priority through to driver
Rob Clark
2017-12-19
16
-0
/
+16
*
freedreno/ir3: handle VTXID_BASE for indirect draws
Rob Clark
2017-12-19
1
-2
/
+41
*
freedreno/ir3: add ctx->mem_to_mem()
Rob Clark
2017-12-19
4
-14
/
+49
*
freedreno/a5xx: use vertex_id_zero_base
Rob Clark
2017-12-19
2
-20
/
+1
*
r600: clear compressed flags in image state on unbind.
Dave Airlie
2017-12-19
1
-0
/
+2
*
swr: Account for index_bias in offsets
George Kyriazis
2017-12-18
1
-3
/
+3
*
r600: only reported tgsi ir compute support on evergreen+
Dave Airlie
2017-12-18
1
-1
/
+3
*
amd/common: add ac_vgt_gs_mode() helper
Samuel Pitoiset
2017-12-18
1
-29
/
+3
*
amd/common: add ac_get_cb_shader_mask() helper
Samuel Pitoiset
2017-12-18
1
-33
/
+1
*
r600: export robust buffer access
Dave Airlie
2017-12-18
1
-1
/
+1
*
r600: export GLSL 430
Dave Airlie
2017-12-18
1
-1
/
+1
*
r600/cs: add compute support to caps
Dave Airlie
2017-12-18
1
-2
/
+2
*
r600: always flush between gfx and compute
Dave Airlie
2017-12-18
5
-0
/
+21
*
r600: fix unused variable warning
Dave Airlie
2017-12-18
1
-1
/
+0
*
freedreno/a5xx: add a5xx blitter
Rob Clark
2017-12-17
8
-1
/
+498
*
freedreno: add generic blitter
Rob Clark
2017-12-17
7
-2
/
+161
*
freedreno: add non-draw batches for compute/blit
Rob Clark
2017-12-17
12
-32
/
+82
*
freedreno: track staging and shadow perf ctrs for the HUD
Rob Clark
2017-12-17
5
-0
/
+16
*
freedreno: staging upload transfers
Rob Clark
2017-12-17
3
-43
/
+135
*
freedreno: update generated headers
Rob Clark
2017-12-17
7
-63
/
+334
*
radeonsi: don't call force_dcc_off for buffers
Marek Olšák
2017-12-16
1
-1
/
+1
*
radeon/uvd: add and manage render picture list
Boyuan Zhang
2017-12-15
1
-4
/
+25
*
radeon/vcn: add and manage render picture list
Boyuan Zhang
2017-12-15
1
-4
/
+24
*
radeon/vce: determine idr by pic type
Boyuan Zhang
2017-12-15
1
-1
/
+1
*
radeon/vcn: determine idr by pic type
Boyuan Zhang
2017-12-15
1
-1
/
+1
*
swr/rast: Move more RTAI handling out of binner
Tim Rowley
2017-12-15
2
-12
/
+2
*
swr/rast: EXTRACT2 changed from vextract/vinsert to vshuffle
Tim Rowley
2017-12-15
3
-61
/
+32
*
swr/rast: Fix cache of API thread event manager
Tim Rowley
2017-12-15
1
-1
/
+1
*
swr/rast: Replace VPSRL with LSHR
Tim Rowley
2017-12-15
4
-41
/
+4
*
swr/rast: Rework thread binding parameters for machine partitioning
Tim Rowley
2017-12-15
7
-88
/
+322
*
swr/rast: Pull of RTAI gather & offset out of clip/bin code
Tim Rowley
2017-12-15
7
-146
/
+203
*
swr/rast: Remove no-op VBROADCAST of vID
Tim Rowley
2017-12-15
1
-2
/
+2
*
swr/rast: SIMD16 Fetch - Fully widen 32-bit integer vertex components
Tim Rowley
2017-12-15
4
-17
/
+109
*
swr/rast: Replace INSERT2 vextract/vinsert with JOIN2 vshuffle
Tim Rowley
2017-12-15
3
-105
/
+30
*
swr/rast: SIMD16 Fetch - Fully widen 16-bit float vertex components
Tim Rowley
2017-12-15
1
-7
/
+48
*
swr/rast: SIMD16 Fetch - Fully widen 32-bit float vertex components
Tim Rowley
2017-12-15
4
-32
/
+194
*
swr/rast: Pass prim to ClipSimd
Tim Rowley
2017-12-15
1
-5
/
+5
*
swr/rast: Pull most of the VPAI manipulation out of the binner/clipper
Tim Rowley
2017-12-15
7
-158
/
+177
[next]