summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* svga: fix test for SVGA_NEW_STIPPLEBrian Paul2016-01-052-4/+8
* svga: add some comments in svga_state_vs.cBrian Paul2016-01-051-0/+3
* svga: change svga_hw_view_state::dirty to booleanBrian Paul2016-01-051-1/+1
* svga: avoid emitting redundant SetVertexBuffers() commandsBrian Paul2016-01-052-5/+26
* svga: check for no-ops in svga_bind_sampler_states()Brian Paul2016-01-051-1/+15
* nvc0: add support for st/vaJulien Isorce2016-01-053-50/+133
* nouveau: split nouveau_vp3_bsp in begin/next/endJulien Isorce2016-01-054-41/+77
* nvc0: scale up inter_bo size so that it's 16M for a 4K videoIlia Mirkin2016-01-041-2/+5
* nv50,nvc0: fix crash when increasing bsp bo size for h264Ilia Mirkin2016-01-042-4/+4
* radeonsi: remove unused parameter from si_shader_binary_read_configMarek Olšák2016-01-033-10/+7
* radeonsi: move si_shader_binary_upload out of si_shader_binary_readMarek Olšák2016-01-033-11/+10
* gallium/radeon: dump LLVM module outside of radeon_llvm_compileMarek Olšák2016-01-034-9/+12
* gallium/radeon: always add +DumpCode to the LLVM target machine for LLVM <= 3.5Marek Olšák2016-01-034-6/+5
* gallium/radeon: r600_can_dump_shader should get TGSI processor type directlyMarek Olšák2016-01-034-15/+10
* radeonsi: pass TGSI processor type to si_shader_binary_read for dumpingMarek Olšák2016-01-033-4/+5
* radeonsi: pass TGSI processor type to si_compile_llvm for dumpingMarek Olšák2016-01-033-5/+5
* radeonsi: rename shader parameter definitions and variables for more clarityMarek Olšák2016-01-033-43/+43
* nvc0/ir: add support for PK2H/UP2HIlia Mirkin2016-01-034-2/+28
* gallium: add PIPE_CAP_TGSI_PACK_HALF_FLOAT to indicate UP2H/PK2H supportIlia Mirkin2016-01-0314-0/+14
* freedreno/ir3: use NIR_PASS helper macrosRob Clark2016-01-031-19/+28
* freedreno/ir3: we require block_index metadataRob Clark2016-01-031-0/+2
* freedreno/ir3: refactor NIR IR handlingRob Clark2016-01-037-111/+202
* freedreno/ir3: drop unnecessary unreachable() caseRob Clark2016-01-031-2/+0
* nv50,nvc0: optimize coherent buffer checking at draw timeSamuel Pitoiset2016-01-036-68/+82
* vc4: Fix build from upload changes.Eric Anholt2016-01-021-1/+1
* gallium/radeon: send LLVM diagnostics as debug messagesNicolai Hähnle2016-01-021-15/+46
* gallium/radeon: pass pipe_debug_callback into radeon_llvm_compile (v2)Nicolai Hähnle2016-01-027-9/+18
* radeonsi: send shader info as debug messages in addition to stderr outputNicolai Hähnle2016-01-021-14/+55
* radeonsi: pass pipe_debug_callback down into si_shader_binary_read (v2)Nicolai Hähnle2016-01-024-14/+22
* gallium/radeon: implement set_debug_callbackNicolai Hähnle2016-01-022-0/+14
* u_upload_mgr: allow specifying PIPE_USAGE_* for the upload bufferMarek Olšák2016-01-028-8/+13
* u_upload_mgr: remove alignment parameter from u_upload_createMarek Olšák2016-01-028-10/+7
* u_upload_mgr: pass alignment to u_upload_buffer manuallyMarek Olšák2016-01-021-1/+1
* u_upload_mgr: pass alignment to u_upload_data manuallyMarek Olšák2016-01-028-11/+11
* u_upload_mgr: pass alignment to u_upload_alloc manuallyMarek Olšák2016-01-0215-17/+23
* nv50,nvc0: make sure there's pushbuf space and that we ref the bo earlyIlia Mirkin2016-01-014-6/+5
* nvc0: Set winding order regardless of domain.Kenneth Graunke2015-12-301-2/+4
* nvc0: add ARB_shader_draw_parameters supportIlia Mirkin2015-12-3013-15/+73
* gallium: add PIPE_CAP_DRAW_PARAMETERSIlia Mirkin2015-12-3014-0/+14
* nv50/ir: attempt to do more constant folding on mad -> add conversionIlia Mirkin2015-12-301-11/+10
* nv50/ir: float(s32 & 0xff) = float(u8), not s8Ilia Mirkin2015-12-291-0/+3
* radeonsi: add RADEON_REPLACE_SHADERS debug optionNicolai Hähnle2015-12-293-5/+105
* radeonsi: count compilations in si_compile_llvmNicolai Hähnle2015-12-292-1/+2
* r600: fix constant buffer size programmingGrazvydas Ignotas2015-12-292-2/+2
* nir: Get rid of function overloadsJason Ekstrand2015-12-286-24/+24
* nvc0: don't forget to reset VTX_TMP bufctx slot after blit completionIlia Mirkin2015-12-271-0/+2
* nv50,nvc0: add a note when converting vertex elements using CPUIlia Mirkin2015-12-272-0/+6
* freedreno/ir3: spelling..Rob Clark2015-12-231-6/+6
* nir: Add a writemask to store intrinsics.Kenneth Graunke2015-12-221-0/+8
* nvc0: remove use of deprecated sw class identifierBen Skeggs2015-12-221-3/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 23:38:26 +0000