summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* spirv: Change spirv_to_nir() to return a nir_shaderCaio Marcelo de Oliveira Filho2019-05-291-4/+4
* virgl: fix readback with pending transfersChia-I Wu2019-05-291-6/+26
* radeonsi: Fix editorconfigConnor Abbott2019-05-291-0/+1
* radeonsi: clean up winsys creationMarek Olšák2019-05-272-6/+26
* radeonsi: allow query functions for compute-only contextsMarek Olšák2019-05-272-4/+5
* ac: treat Mullins as Kabini, remove the enumMarek Olšák2019-05-272-6/+3
* etnaviv: rs: choose clear format based on block sizeChristian Gmeiner2019-05-271-1/+13
* lima/ppir: implement discard and discard_ifVasily Khoruzhick2019-05-277-10/+253
* iris: Don't flag IRIS_DIRTY_URB after BLORP operations unless it changedKenneth Graunke2019-05-261-0/+1
* panfrost/midgard: Implement fneg/fabs/fsatAlyssa Rosenzweig2019-05-261-0/+20
* lima: fix lima_blit with non-zero level source resourceQiang Yu2019-05-251-25/+12
* lima: fix render to non-zero level textureQiang Yu2019-05-251-4/+6
* virgl: remove an incorrect check in virgl_res_needs_flushChia-I Wu2019-05-241-15/+0
* virgl: reemit resources on first draw/clear/computeChia-I Wu2019-05-241-6/+24
* virgl: add missing emit_res for SO targetsChia-I Wu2019-05-241-2/+8
* panfrost: Dereference sampled textureTomeu Vizoso2019-05-241-6/+3
* panfrost: ci: Avoid pulling Docker image on every runTomeu Vizoso2019-05-241-23/+29
* nir: Drop imov/fmov in favor of one mov instructionJason Ekstrand2019-05-246-23/+16
* etnaviv: use the correct uniform dirty bitsChristian Gmeiner2019-05-241-2/+2
* panfrost: Remove the standalone compilerAlyssa Rosenzweig2019-05-242-165/+0
* iris: Advertise coherent framebuffer fetchesKenneth Graunke2019-05-231-0/+2
* gallium: Change PIPE_CAP_TGSI_FS_FBFETCH bool to PIPE_CAP_FBFETCH countKenneth Graunke2019-05-2315-17/+19
* iris: Record state sizes for INTEL_DEBUG=bat decoding.Kenneth Graunke2019-05-237-5/+57
* virgl: track valid buffer range for transfer syncChia-I Wu2019-05-227-20/+59
* virgl: remove support for buffer surfacesChia-I Wu2019-05-222-19/+15
* virgl: handle NULL shader resource explicitlyChia-I Wu2019-05-221-3/+3
* iris: fix android buildTapani Pälli2019-05-221-0/+1
* etnaviv: fill missing offset in etna_resource_get_handlePhilipp Zabel2019-05-221-0/+1
* iris: Fix ALT mode regressions from shader cacheKenneth Graunke2019-05-212-4/+9
* radeonsi: fix a regression in si_rebind_bufferMarek Olšák2019-05-211-4/+8
* iris: Expose the disk cache to the state tracker as well.Kenneth Graunke2019-05-211-0/+8
* iris: Cache assembly shaders in the on-disk shader cacheDylan Baker2019-05-213-6/+236
* iris: Serialize the NIR to a blob we can use for shader cache purposes.Kenneth Graunke2019-05-212-0/+25
* iris: Start wiring up on-disk shader cacheDylan Baker2019-05-214-0/+81
* iris: Move iris_uncompiled_shader definition to iris_context.hKenneth Graunke2019-05-212-23/+23
* freedreno/a6xx: WFI in program stateobj tooRob Clark2019-05-201-0/+2
* freedreno/a6xx: make sure binning pass constlen is large enoughRob Clark2019-05-201-0/+13
* freedreno/a6xx: limit IBO state to draw passRob Clark2019-05-201-1/+1
* freedreno/a6xx: don't evaluate FS tex state in binning passRob Clark2019-05-202-6/+14
* lima/gpir: switch to use nir_lower_viewport_transformQiang Yu2019-05-204-101/+11
* lima/gpir: support vector ssa loadQiang Yu2019-05-202-5/+46
* lima/gpir: add helper function for emit load nodeQiang Yu2019-05-201-20/+19
* panfrost/midgard: Split up midgard_compile.c (RA)Alyssa Rosenzweig2019-05-1911-928/+1149
* panfrost: Improve fixed-function blendingAlyssa Rosenzweig2019-05-192-978/+34
* panfrost: Wire up nir_lower_blendAlyssa Rosenzweig2019-05-191-14/+33
* panfrost/midgard: Route new blending intrinsicsAlyssa Rosenzweig2019-05-191-106/+117
* panfrost/nir: Add nir_lower_blend passAlyssa Rosenzweig2019-05-194-1/+305
* panfrost: Fix Bifrost-specific paddingAlyssa Rosenzweig2019-05-191-7/+1
* panfrost: Cleanup panfrost_job commentsAlyssa Rosenzweig2019-05-191-6/+3
* panfrost/decode: Decode blend constantAlyssa Rosenzweig2019-05-192-2/+31