summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* freedreno/ir3: handle color clamp variant ourselvesRob Clark2016-04-305-3/+28
* freedreno: fix indentationRob Clark2016-04-303-12/+12
* radeonsi: fix synchronization of shader imagesMarek Olšák2016-04-301-7/+11
* gallium/radeon: fix crash in r600_set_streamout_targetsNicolai Hähnle2016-04-292-7/+9
* nir: Switch the arguments to nir_foreach_use and friendsJason Ekstrand2016-04-281-1/+1
* nir: Switch the arguments to nir_foreach_functionJason Ekstrand2016-04-286-7/+7
* nir: Switch the arguments to nir_foreach_phi_srcJason Ekstrand2016-04-281-1/+1
* nir: Switch the arguments to nir_foreach_instrJason Ekstrand2016-04-286-9/+9
* nvc0: stick compute kernel arguments into uniform_boSamuel Pitoiset2016-04-295-26/+10
* swr: remove duplicated constant update codeTim Rowley2016-04-281-44/+47
* gallium/radeon: add the size only once in r600_context_add_resource_sizeMarek Olšák2016-04-281-5/+3
* gallium/radeon: drop support for LINEAR_GENERAL layoutMarek Olšák2016-04-286-85/+20
* radeonsi: rework clear_buffer flagsMarek Olšák2016-04-289-32/+46
* radeonsi: remove needless cache flushes at the end of CP DMA operationsMarek Olšák2016-04-281-8/+0
* radeonsi: remove flushes at the beginning and end of IBs done by the kernelMarek Olšák2016-04-281-12/+12
* nir: rename lower_flrp to lower_flrp32Samuel Iglesias Gonsálvez2016-04-282-2/+2
* radeonsi: check if value is negativeJakob Sinclair2016-04-281-1/+4
* llvmpipe: s/Elements/ARRAY_SIZE/Brian Paul2016-04-2712-54/+54
* softpipe: s/Elements/ARRAY_SIZE/Brian Paul2016-04-277-27/+27
* winsys/radeon: remove use_reusable_pool parameter from buffer_createNicolai Hähnle2016-04-277-8/+6
* gallium/radeon: remove use_reusable_pool parameter from r600_init_resourceNicolai Hähnle2016-04-275-9/+7
* radeon/video: always use the reusable buffer poolNicolai Hähnle2016-04-274-5/+5
* radeonsi: work around an MSAA fast stencil clear problemNicolai Hähnle2016-04-271-3/+15
* radeonsi: expclear must be disabled on first Z/S clearNicolai Hähnle2016-04-271-2/+2
* radeonsi: move blend choice out of loop in si_blit_decompress_colorNicolai Hähnle2016-04-271-9/+9
* radeonsi: use level mask for early out in si_blit_decompress_colorNicolai Hähnle2016-04-271-6/+8
* radeonsi: si_blit_decompress_depth is only used for stagingNicolai Hähnle2016-04-271-21/+5
* radeonsi: only decompress the required ZS planes from si_blitNicolai Hähnle2016-04-271-6/+7
* radeonsi: decompress Z & S planes in one passNicolai Hähnle2016-04-271-28/+73
* radeonsi: early out of si_blit_decompress_depth_in_place based on dirty maskNicolai Hähnle2016-04-271-6/+14
* radeonsi: use MIN2 instead of expanded ?: operatorNicolai Hähnle2016-04-271-3/+3
* radeonsi: fix brace styleNicolai Hähnle2016-04-271-2/+4
* swr: s/Elements/ARRAY_SIZE/Tim Rowley2016-04-273-7/+7
* radeonsi: emit s_waitcnt for shader memory barriers and volatileNicolai Hähnle2016-04-271-13/+23
* swr: [rasterizer] warning cleanupTim Rowley2016-04-279-74/+27
* swr: [rasterizer core] implement legacy depth bias enableTim Rowley2016-04-274-21/+25
* swr: [rasterizer jitter] support for dumping x86 asmTim Rowley2016-04-272-0/+50
* swr: [rasterizer core] more backend refactoringTim Rowley2016-04-278-963/+573
* swr: [rasterizer jitter] add mSimdInt1TyTim Rowley2016-04-272-0/+2
* swr: [rasterizer core] backend refactorTim Rowley2016-04-275-238/+633
* svga: use the SVGA3D_DEVCAP_MAX_FRAGMENT_SHADER_INSTRUCTIONS queryBrian Paul2016-04-271-0/+3
* nouveau: codegen: LOAD: Take src swizzle into accountHans de Goede2016-04-271-2/+6
* nouveau: codegen: LOAD: Do not call fetchSrc(1) if the address is immediateHans de Goede2016-04-271-2/+3
* nouveau: codegen: LOAD: Always use component 0 when getting the addressHans de Goede2016-04-271-1/+3
* r600g: fix and optimize tgsi_cmp when using ABS and NEG modifierPatrick Rudolph2016-04-271-1/+10
* softpipe: add support for compute shaders. (v2)Dave Airlie2016-04-278-3/+369
* tgsi: accept a starting PC value for exec machine.Dave Airlie2016-04-271-1/+1
* swr: autogenerate swr_context_llvm.hTim Rowley2016-04-266-128/+16
* gallium: Remove every double semi-colonJakob Sinclair2016-04-268-13/+13
* gallium/r600: removing double semi-colonsJakob Sinclair2016-04-261-1/+1