summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* iris: Try to recover from GPU hangs.Kenneth Graunke2019-05-093-0/+71
* iris: Add helpers to clone a hardware context.Chris Wilson2019-05-092-0/+25
* iris: Mark render batches as non-recoverable.Kenneth Graunke2019-05-091-0/+22
* nir: Initialize lower_flrp_progress everywhereIan Romanick2019-05-093-3/+3
* iris: Reorganise execbuf to have a single point of failureChris Wilson2019-05-081-27/+20
* iris: Report the same video memory settings as i965.Kenneth Graunke2019-05-082-2/+34
* radeonsi: add an AMD_TEX_ANISO environment variableTimothy Arceri2019-05-081-0/+4
* iris: Also handle res->offset for buffer sampler/image viewsKenneth Graunke2019-05-071-8/+9
* iris: support dmabuf imports with offsetsMike Blumenkrantz2019-05-074-12/+12
* lima: enable sin and cos lowering for GPVasily Khoruzhick2019-05-071-0/+1
* freedreno/ir3: move const_state to ir3_shaderRob Clark2019-05-071-8/+8
* freedreno/ir3: move immediates to const_stateRob Clark2019-05-071-2/+2
* freedreno/ir3: consolidate const stateRob Clark2019-05-071-15/+23
* intel/compiler: Use the flrp lowering pass for all stages on Gen4 and Gen5Ian Romanick2019-05-061-6/+6
* nir: Use the flrp lowering pass instead of nir_opt_algebraicIan Romanick2019-05-063-0/+71
* nir: nir_shader_compiler_options: drop native_integersChristian Gmeiner2019-05-076-8/+0
* panfrost: Refactor blend descriptorsAlyssa Rosenzweig2019-05-073-120/+122
* lima/gpir: enable lowering for ftruncVasily Khoruzhick2019-05-071-0/+1
* lima/gpir: implement nir_op_fmovVasily Khoruzhick2019-05-071-0/+1
* lima: use int_to_float lowering passVasily Khoruzhick2019-05-071-2/+6
* lima/gpir: fix float uniform alignment issueVasily Khoruzhick2019-05-061-2/+1
* llvmpipe: pass stream-out targets to draw-module earlyErik Faye-Lund2019-05-062-11/+8
* virgl: do not use inline writes for subdataChia-I Wu2019-05-061-4/+7
* virgl: rework queriesChia-I Wu2019-05-061-45/+71
* virgl: export resource_is_busy from winsysChia-I Wu2019-05-061-0/+2
* iris: Enable PIPE_CAP_SURFACE_REINTERPRET_BLOCKSKenneth Graunke2019-05-062-6/+95
* lima/ppir: abort compilation in case of unsupported intrinsicErico Nunes2019-05-061-2/+4
* lima/ir: print names of unsupported intrinsicsErico Nunes2019-05-062-2/+4
* mesa: android: freedreno: Fix build failure due to path changeJohn Stultz2019-05-061-1/+1
* mesa: android: freedreno: build libfreedreno_{drm,ir3} static libsAmit Pundir2019-05-061-1/+1
* freedreno: remove unused forward struct declaration19.1-branchpointRob Clark2019-05-041-2/+0
* panfrost/midgard: iabs cannot run on mulAlyssa Rosenzweig2019-05-041-1/+1
* panfrost/midgard: Lower mixed csel (NIR)Alyssa Rosenzweig2019-05-042-12/+83
* panfrost/midgard: Fix RA when temp_count = 0Alyssa Rosenzweig2019-05-042-50/+70
* panfrost/midgard: Fix integer selectionAlyssa Rosenzweig2019-05-042-33/+10
* panfrost: Support RGB565 FBOsAlyssa Rosenzweig2019-05-044-29/+80
* panfrost/midgard/disasm: Handle dest_override generalizedAlyssa Rosenzweig2019-05-041-22/+68
* panfrost/midgard/disasm: Stub out 64-bitAlyssa Rosenzweig2019-05-041-5/+15
* panfrost/midgard/disasm: Print 8-bit sourcesAlyssa Rosenzweig2019-05-041-23/+43
* panfrost/midgard/disasm: Support 8-bit destinationAlyssa Rosenzweig2019-05-041-18/+21
* panfrost/midgard: Rename ilzcnt8 -> iclzAlyssa Rosenzweig2019-05-042-2/+2
* panfrost/midgard: Fix crash on unknown opAlyssa Rosenzweig2019-05-041-2/+6
* panfrost/midgard/disasm: Fill in .int modAlyssa Rosenzweig2019-05-041-1/+1
* panfrost/midgard/disasm: Extend print_reg to 8-bitAlyssa Rosenzweig2019-05-041-15/+34
* panfrost/midgard/disasm: Catch mask errorsAlyssa Rosenzweig2019-05-041-0/+11
* panfrost/midgard: reg_mode_full -> reg_mode_32, etcAlyssa Rosenzweig2019-05-043-16/+16
* freedreno/a6xx: deduplicate a few linesRob Clark2019-05-041-6/+0
* freedreno: add ubwc_enabled helperRob Clark2019-05-046-26/+28
* freedreno: move UBWC color offset to fd_resource_offset()Rob Clark2019-05-047-18/+42
* freedreno/a6xx: buffer resources cannot be compressedRob Clark2019-05-041-26/+5