summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* nvc0/ir: output base for reading is based on laneidIlia Mirkin2015-07-291-0/+25
* radeon: add support for streams to the common streamout code. (v2)Dave Airlie2015-07-296-15/+50
* radeon: move streamout buffer config to streamout enable function. (v2)Dave Airlie2015-07-292-9/+15
* vc4: Skip re-emitting the shader_rec if it's unchanged.Eric Anholt2015-07-285-43/+158
* vc4: Drop unused vpm_offset value.Eric Anholt2015-07-281-3/+0
* vc4: Simplify vc4_use_bo and make sure it's not a shader.Eric Anholt2015-07-284-39/+26
* vc4: Keep the validated shader around for the simulator execution.Eric Anholt2015-07-283-13/+17
* vc4: Make the object be the return value from vc4_use_bo().Eric Anholt2015-07-283-23/+25
* vc4: Ensure that the bin CL is properly capped by increment/flush.Eric Anholt2015-07-283-26/+36
* vc4: Drop NV shader reloc validation.Eric Anholt2015-07-282-120/+60
* vc4: Fix raster surface shadow updates under DRI2.Eric Anholt2015-07-281-0/+6
* vc4: Fix bus errors on dumping CL on hardware.Eric Anholt2015-07-281-1/+1
* radeon: add streamout status 1-3 queries.Dave Airlie2015-07-292-2/+19
* r600,radeonsi: GL_ARB_conditional_render_invertedEdward O'Callaghan2015-07-293-11/+15
* radeonsi: add support for interpolateAt functions (v2)Dave Airlie2015-07-281-1/+240
* nvc0/ir: trim out barrier sync for non-compute shadersIlia Mirkin2015-07-281-0/+6
* nvc0/ir: fix barrier emissionIlia Mirkin2015-07-281-0/+2
* vc4: Add support for ARB_draw_elements_base_vertex.Eric Anholt2015-07-271-1/+3
* freedreno/ir3: add transform-feedback supportRob Clark2015-07-274-4/+230
* freedreno/ir3: track "keeps" in irRob Clark2015-07-274-23/+17
* freedreno/ir3: add support for store instructionsRob Clark2015-07-273-6/+43
* freedreno/ir3: cleanup driver-param stuffRob Clark2015-07-273-10/+31
* freedreno: add transform-feedback stateRob Clark2015-07-274-3/+95
* freedreno: add resource tracking support for written buffersRob Clark2015-07-274-12/+17
* freedreno/a3xx+a4xx: add support for vtxcnt semanticRob Clark2015-07-274-14/+31
* freedreno/ir3: add stream-output support to cmdline compilerRob Clark2015-07-271-4/+22
* freedreno/ir3: drop unused create_input() argRob Clark2015-07-271-11/+8
* freedreno/ir3: move emit_const to ir3Rob Clark2015-07-2712-229/+263
* freedreno/ir3: bit of shader API refactoringRob Clark2015-07-277-22/+25
* freedreno/ir3: updated cat6 encodingRob Clark2015-07-275-113/+230
* radeonsi: add fine derivate control (v2.1)Dave Airlie2015-07-252-6/+48
* radeonsi: fix GLSL textureGrad(samplerCube*) functionsMarek Olšák2015-07-253-34/+90
* nvc0: fix geometry program revalidation of clipping paramsIlia Mirkin2015-07-251-1/+1
* radeonsi: ubo indexing support (v2)Dave Airlie2015-07-251-3/+12
* radeonsi: add support for indirect samplers (v2)Dave Airlie2015-07-251-8/+41
* radeonsi: split out interpolation input selectionDave Airlie2015-07-252-26/+38
* radeonsi: separate out load sample positionDave Airlie2015-07-251-18/+26
* nvc0/ir: per-patch vars are in a separate address spaceIlia Mirkin2015-07-242-11/+9
* nvc0/ir: kepler can't do indirect shader input/output loads directlyIlia Mirkin2015-07-238-6/+75
* nvc0/ir: tess factors are now sysvals, adapt codegen to expect thatIlia Mirkin2015-07-236-11/+24
* gk110/ir: fake BAR supportIlia Mirkin2015-07-231-0/+12
* nvc0/ir: cleanup private enums that have graduated to galliumIlia Mirkin2015-07-232-7/+0
* nvc0/ir: allow tess eval output loads to be CSE'dIlia Mirkin2015-07-231-0/+2
* nvc0/ir: add hazard for 2nd dim of vfetch/load indirect argumentIlia Mirkin2015-07-231-0/+2
* nvc0/ir: patch vertex count is stored in the upper bitsIlia Mirkin2015-07-231-0/+4
* nvc0/ir: add support for reading outputs in tess control shadersIlia Mirkin2015-07-232-2/+18
* nvc0/ir: set perPatch flag on load/stores to per-patch varyingsIlia Mirkin2015-07-231-2/+6
* nvc0/ir: populate info structure based on new tess propertiesIlia Mirkin2015-07-231-0/+18
* nvc0/ir: mark varyings as per-patch based on semantic nameIlia Mirkin2015-07-232-4/+16
* nvc0: TESSCOORD comes in as a sysval, not an inputIlia Mirkin2015-07-232-11/+10
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 02:29:53 +0000