index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
gallium
/
drivers
Commit message (
Expand
)
Author
Age
Files
Lines
*
freedreno/ir3/ra: fix failed assert for a0/p0
Rob Clark
2015-07-10
1
-0
/
+5
*
freedreno/ir3: shader-db traces
Rob Clark
2015-07-10
7
-8
/
+67
*
freedreno: fix crash in fd_invalidate_resource()
Rob Clark
2015-07-10
1
-2
/
+2
*
vc4: unref old fence
Rob Clark
2015-07-10
1
-0
/
+2
*
ilo: unref old fence
Rob Clark
2015-07-10
1
-0
/
+2
*
freedreno: unref old fence
Rob Clark
2015-07-10
1
-1
/
+3
*
nv50: avoid segfault with enabled but unbound vertex attrib
Samuel Pitoiset
2015-07-08
1
-0
/
+5
*
nvc0: fix wrong use of BLIT_SRC_Y_INT for 2D texture copy
Samuel Pitoiset
2015-07-08
1
-1
/
+1
*
android: freedreno: add missing components to the build
Varad Gautam
2015-07-08
1
-1
/
+4
*
nvc0: turn sample counts off during blit
Ilia Mirkin
2015-07-07
1
-0
/
+7
*
radeonsi: Use param export count from si_llvm_export_vs in si_shader_vs
Michel Dänzer
2015-07-07
3
-22
/
+6
*
radeonsi: don't flush an empty IB if the only thing we need is a fence
Marek Olšák
2015-07-05
3
-3
/
+15
*
gallium/radeon: mark the gpu load thread stop trigger as volatile
Marek Olšák
2015-07-05
1
-1
/
+1
*
gallium: remove redundant pipe_context::fence_signalled
Marek Olšák
2015-07-05
12
-125
/
+0
*
gallium: handle fence_finish timeout in various drivers
Marek Olšák
2015-07-05
5
-0
/
+15
*
radeonsi: fix a hang with DrawTransformFeedback on 4 SE chips
Marek Olšák
2015-07-05
1
-0
/
+4
*
nv50/ir: UCMP arguments are float, so make sure modifiers are applied
Ilia Mirkin
2015-07-03
1
-1
/
+2
*
r600g: disable single-sample fast color clear due to hangs
Marek Olšák
2015-07-03
1
-1
/
+6
*
r600g,radeonsi: implement get_device_reset_status
Marek Olšák
2015-07-03
5
-4
/
+30
*
freedreno/ir3: don't be confused by eliminated indirects
Rob Clark
2015-07-03
2
-0
/
+14
*
freedreno/ir3: sched fixes for addr register usage
Rob Clark
2015-07-03
1
-12
/
+65
*
freedreno/ir3: fix indirects tracking
Rob Clark
2015-07-03
5
-10
/
+23
*
gallium/ttn: mark location specially in nir for color0-writes-all
Ilia Mirkin
2015-07-03
2
-0
/
+10
*
nv50/ir: don't emit src2 in immediate form
Ilia Mirkin
2015-07-02
1
-2
/
+2
*
nvc0: tune PREFER_BLIT_BASED_TEXTURE_TRANSFER capability
Alexandre Courbot
2015-07-01
1
-1
/
+2
*
nvc0: create screen fence objects with coherent attribute
Alexandre Courbot
2015-07-02
1
-2
/
+6
*
ilo: remove ilo_image_params
Chia-I Wu
2015-07-01
1
-75
/
+47
*
ilo: add image_init_gen6_transfer_layout()
Chia-I Wu
2015-07-01
1
-75
/
+37
*
ilo: add image_set_gen6_bo_size()
Chia-I Wu
2015-07-01
3
-118
/
+89
*
ilo: add image_set_gen6_{hiz,mcs}
Chia-I Wu
2015-07-01
1
-49
/
+61
*
ilo: add image_get_gen6_monolithic_size()
Chia-I Wu
2015-07-01
1
-67
/
+67
*
ilo: add image_get_gen6_lods()
Chia-I Wu
2015-07-01
1
-88
/
+148
*
ilo: add image_get_gen{6,7}_alignment()
Chia-I Wu
2015-07-01
1
-159
/
+177
*
ilo: add image_get_gen6_{hiz,mcs}_enable()
Chia-I Wu
2015-07-01
1
-101
/
+97
*
ilo: add image_get_gen6_tiling()
Chia-I Wu
2015-07-01
1
-132
/
+177
*
ilo: add image_get_gen6_layout()
Chia-I Wu
2015-07-01
1
-82
/
+107
*
nv50/ir: copy joinAt when splitting both before and after
Ilia Mirkin
2015-07-01
3
-0
/
+5
*
freedreno: use consistent version string format
Timothy Arceri
2015-07-01
1
-1
/
+1
*
nir/from_ssa: add a flag to not convert everything from SSA
Connor Abbott
2015-06-30
1
-1
/
+1
*
freedreno/ir3: cache defining instruction
Rob Clark
2015-06-30
3
-69
/
+91
*
freedreno/ir3: fix RA issue with fanin
Rob Clark
2015-06-30
1
-5
/
+15
*
freedreno/ir3: add ir3_shader_disasm()
Rob Clark
2015-06-30
3
-120
/
+124
*
freedreno/a4xx: fix for sparse-samplers
Rob Clark
2015-06-30
1
-3
/
+7
*
freedreno/ir3: fix crash in fail path
Rob Clark
2015-06-30
3
-3
/
+12
*
freedreno/ir3: fix crash in RA
Rob Clark
2015-06-30
1
-2
/
+5
*
freedreno/ir3: fixes for indirect writes
Rob Clark
2015-06-30
3
-4
/
+12
*
freedreno/ir3: fix constlen in case of load_uniform_indirect
Rob Clark
2015-06-30
1
-0
/
+5
*
nv50/ir: fix emission of address reg in 3rd source
Ilia Mirkin
2015-06-30
1
-2
/
+6
*
nv30: align transfer stride to 64, required by blit, sifm transfer impls
Ilia Mirkin
2015-06-29
1
-2
/
+2
*
nv30: allow vertex state creation with 0 elements
Ilia Mirkin
2015-06-29
1
-2
/
+3
[next]