summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers
Commit message (Expand)AuthorAgeFilesLines
* r600: use ieee version of rsqRoland Scheidegger2017-11-151-5/+1
* r600: use ieee version of rcpRoland Scheidegger2017-11-151-6/+2
* r600: use DX10_CLAMP bit in shader setupRoland Scheidegger2017-11-152-0/+15
* r600: use min_dx10/max_dx10 instead of min/maxRoland Scheidegger2017-11-152-6/+9
* r600: fix cubemap arraysDave Airlie2017-11-151-9/+17
* freedreno/a5xx: small comment fixRob Clark2017-11-141-1/+1
* freedreno/a5xx: indirect draw supportRob Clark2017-11-142-1/+37
* freedreno/a5xx: split out helper for pipeline stallsRob Clark2017-11-142-6/+13
* freedreno: update generated headersRob Clark2017-11-146-16/+135
* gallium/radeon: disable the cache when nir backend enabledTimothy Arceri2017-11-151-0/+4
* broadcom/vc4: fix indentation in vc4_screen.cAndres Rodriguez2017-11-141-8/+8
* swr/rast: Faster emulated simd16 permuteTim Rowley2017-11-141-23/+11
* swr/rast: Use gather instruction for i32gather_ps on simd16/avx512Tim Rowley2017-11-141-11/+1
* radeonsi: remove has_cp_dma, has_streamout flags (v2)Marek Olšák2017-11-143-20/+2
* meson: don't use build_by_default for specific gallium driversDylan Baker2017-11-137-7/+0
* r600/shader: handle bitfield extract semantics properly.Dave Airlie2017-11-141-4/+53
* r600: handle bitfieldInsert corner case.Dave Airlie2017-11-141-1/+39
* r600: add gs tri strip adjacency fix.Dave Airlie2017-11-144-5/+62
* r600: fix isoline tess factor component swapping.Dave Airlie2017-11-141-0/+7
* r600/shader: reserve first register of vertex shader.Dave Airlie2017-11-141-2/+4
* r600: don't emit atomic save if we have no atomic counters.Dave Airlie2017-11-141-0/+3
* etnaviv: automake,meson: include common_3d.xml.h in the sources listsJuan A. Suarez Romero2017-11-132-0/+2
* freedreno/a5xx: fix SSBO emit for non-zero offsetRob Clark2017-11-121-1/+1
* freedreno/a5xx: remove obsolete commentRob Clark2017-11-121-4/+0
* freedreno/ir3: don't create split/fo if only writing .xRob Clark2017-11-121-0/+6
* freedreno/a5xx: indirect gridsRob Clark2017-11-123-20/+86
* freedreno/a5xx: add global size compute capRob Clark2017-11-121-0/+5
* freedreno/ir3: turn on std430 packingRob Clark2017-11-121-1/+6
* freedreno/a5xx: image supportRob Clark2017-11-128-31/+306
* freedreno/ir3: moar better schedulerRob Clark2017-11-125-58/+227
* freedreno/ir3: move macrosRob Clark2017-11-121-15/+15
* freedreno/ir3: image supportRob Clark2017-11-125-0/+337
* freedreno/ir3: shared variable supportRob Clark2017-11-123-2/+177
* freedreno/ir3: some SSBO cleanups/fixesRob Clark2017-11-122-15/+39
* freedreno/ir3: split out INSTR4F instructionsRob Clark2017-11-122-29/+64
* freedreno/ir3: cat6 encoding fixesRob Clark2017-11-124-32/+151
* freedreno/ir3: add barriersRob Clark2017-11-122-0/+55
* freedreno/ir3: invert is_same_type_mov() logicRob Clark2017-11-121-10/+16
* freedreno/ir3: add cat7 instructionsRob Clark2017-11-124-2/+79
* freedreno/ir3: add SSBO get_buffer_size() supportRob Clark2017-11-126-11/+122
* freedreno/ir3: extract helper for common constsRob Clark2017-11-121-34/+17
* freedreno: add image view state trackingRob Clark2017-11-122-0/+56
* freedreno: update generated headersRob Clark2017-11-126-19/+142
* freedreno/ir3: rename ir3_compile -> ir3_contextRob Clark2017-11-121-57/+57
* ac: add emit_vertex to the abiTimothy Arceri2017-11-121-14/+21
* radeonsi: rework gs_vtx_offset handlingTimothy Arceri2017-11-122-22/+10
* radeonsi: get llvm types from acTimothy Arceri2017-11-111-4/+4
* swr: Fixed an uncommon freed-memory access during state validationBruce Cherniak2017-11-102-17/+25
* freedreno/ir3: fix standalone compiler meson buildRob Clark2017-11-101-3/+13
* freedreno/ir3: correct # of dest components for intrinsicsRob Clark2017-11-101-1/+6
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 01:37:26 +0000